Dynamically scalable dual-core pipelined processor

This article proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs. This design aimed to be implemented on Xilinx Spartan 3E XC3S500E FPGA.

[1]  Kenji Kise,et al.  MipsCoreDuo: A multifunction dual-core processor , 2009, 2009 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS).

[2]  M. S. Sulaiman,et al.  A single clock cycle MIPS RISC processor design using VHDL , 2002, ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575).

[3]  Aamir A. Farooqui.  The architecture of a highly reconfigurable RISC dataflow array processor , 1997 .

[4]  Rached Tourki,et al.  Communication synthesis techniques for multiprocessor systems , 2002 .

[5]  Engin Ipek,et al.  Core fusion: accommodating software diversity in chip multiprocessors , 2007, ISCA '07.

[6]  Heon-Chang Yu,et al.  Pipelined CPU Design With FPGA in Teaching Computer Architecture , 2012, IEEE Transactions on Education.

[7]  Xiaoqiang Cai,et al.  Scheduling one and two-processor tasks on two parallel processors , 1999 .

[8]  Steve Leibson,et al.  Configurable processors: a new era in chip design , 2005, Computer.

[9]  Ali Afzali-Kusha,et al.  Stall Power Reduction in Pipelined Architecture Processors , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[10]  J. S. Bedi,et al.  A parallel processing simulation of sequential algorithms , 1988 .

[11]  Koji Nakano,et al.  A Tiny Processing System for Education and Small Embedded Systems on the FPGAs , 2008, 2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing.

[12]  장훈,et al.  [서평]「Computer Organization and Design, The Hardware/Software Interface」 , 1997 .