Double precision floating-point arithmetic on FPGAs
暂无分享,去创建一个
[1] Yamin Li,et al. Implementation of single precision floating point square root on FPGAs , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).
[2] Ansi Ieee,et al. IEEE Standard for Binary Floating Point Arithmetic , 1985 .
[3] Stavros Paschalakis. Moment methods and hardware architectures for high speed binary, greyscale and colour pattern recognition , 2001 .
[4] Brent E. Nelson,et al. Tradeoffs of designing floating-point division and square root on Virtex FPGAs , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..
[5] Guido D. Salvucci,et al. Ieee standard for binary floating-point arithmetic , 1985 .
[6] Scott McMillan,et al. A re-evaluation of the practicality of floating-point operations on FPGAs , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).
[7] David Goldberg,et al. What every computer scientist should know about floating-point arithmetic , 1991, CSUR.
[8] Peter M. Athanas,et al. Quantitative analysis of floating point arithmetic on FPGA based custom computing machines , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[9] Todd A. Cook,et al. Implementation of IEEE single precision floating point addition and multiplication on FPGAs , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.
[10] Pavle Belanovic,et al. A Library of Parameterized Floating-Point Modules and Their Use , 2002, FPL.