Supply voltage scalable system design using self-timed circuits

Supply voltage scalable system design for low power is investigated using self-timed circuits in this paper. Two architectures are proposed to achieve supply voltage scalability, for preserved quality and energy-quality tradeoff respectively, In the first architecture, the supply-voltage automatically tracks the input data rate of the data path so that the supply-voltage can be kept as small as possible while maintaining the speed requirement and processing quality. In the second one, further energy saving is achieved at the cost of signal-noise-ratio loss in digital signal processing when an ultra-low supply voltage is applied. Cadence simulation shows the effectiveness for both architectures. More than 40% to 70% power can be saved by introducing -150 to -10 dB error in a case study: speech signal processing.

[1]  Anantha Chandrakasan,et al.  Energy scalable system design , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[3]  Ram Krishnamurthy,et al.  Exploring the design space of mixed swing quadrail for low-power digital circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Rongtian Zhang,et al.  Low-power high-performance double-gate fully depleted SOI circuit design , 2002 .

[5]  Massoud Pedram,et al.  An approach for multilevel logic optimization targeting low power , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Scott A. Brandt,et al.  NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[8]  P. Ng,et al.  Performance of CMOS differential circuits , 1996 .

[9]  Robert W. Brodersen,et al.  A low-voltage CMOS DC-DC converter for a portable battery-operated system , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[10]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.

[11]  L. S. Nielsen,et al.  Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Alain J. Martin.  Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..

[13]  Naresh R. Shanbhag,et al.  Soft digital signal processing , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Ronald F. DeMara,et al.  Delay-insensitive gate-level pipelining , 2001, Integr..

[15]  Naresh R. Shanbhag,et al.  Low-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN , 1997, IEEE Trans. Signal Process..