An ultra wide-band adaptive frequency divider for mm-wave PLL applications

Trying to achieve the maximum frequency range at which a PLL for mm-wave applications operates, an ultra wide-band frequency divider was implemented exploiting the load modulation of existing dynamic latch based frequency dividers topology. The result was an adaptive divider with input frequency range from 28GHz to 80GHz without external trimming. The divider was implemented on TSMC CMOS 65nm technology at 1V power supply, with 11.5mW maximum power dissipation.

[1]  Freeman Zhong,et al.  A self-calibrating multi-VCO PLL scheme with leakage and capacitive modulation mitigations , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[2]  Ulrich Langmann,et al.  A 90GHz 65nm CMOS Injection-Locked Frequency Divider , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Hen-Wai Tsao,et al.  Design and Analysis of CMOS Frequency Dividers With Wide Input Locking Ranges , 2009, IEEE Transactions on Microwave Theory and Techniques.

[4]  Tang-Nian Luo,et al.  A V-Band Divide-by-Four Frequency Divider With Wide Locking Range and Quadrature Outputs , 2012, IEEE Microwave and Wireless Components Letters.

[5]  Andrea Mazzanti,et al.  Analysis and Design of mm-Wave Frequency Dividers Based on Dynamic Latches With Load Modulation , 2013, IEEE Journal of Solid-State Circuits.

[6]  Liang Wu,et al.  A 0.6V 2.2mW 58-to-73GHz divide-by-4 injection-locked frequency divider , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[7]  Minoru Fujishima,et al.  32.8 70GHz CMOS Harmonic Injection-Locked Divider , 2006 .