A new VLSI architecture for full-search vector quantization

This paper presents a new systolic architecture that can be used to realize the full-search vector quantization (VQ) encoder for high-speed applications. The architecture possesses the features of regularity and modularity, and is thus very suitable for VLSI implementation. For a codebook of size N and dimension k, the VQ encoder has an area complexity of O(N), a time complexity of O(k), and I/O bandwidth of O(k). It reaches a compromise between the hardware cost and speed performance as compared to existing systolic/regular VQ encoders. At the current state of VLSI technology, the proposed system can easily be realized in a single chip for most practical applications. In addition, it provides flexibility in changing the codebook contents and extending the codebook size, where the latter is achieved simply by cascading some identical basic chips. With 0.8 /spl mu/m CMOS technology to implement the proposed VQ encoder for the case of N=256, K=16, and an input data wordlength of 8 bit, the chip requires a die size of about 5.5/spl times/8.9 mm/sup 2/ and is able for processing 6.25 M data vectors (or 100 M data samples) every second. These features show that the proposed architecture is attractive for use in high-speed image/video applications.

[1]  V. Cuperman,et al.  Vector quantization: A pattern-matching technique for speech coding , 1983, IEEE Communications Magazine.

[2]  Viktor K. Prasanna,et al.  Modular VLSI architectures for real-time full-search-based vector quantization , 1993, IEEE Trans. Circuits Syst. Video Technol..

[3]  J. Smith,et al.  Vector quantizer architectures for speech and image coding , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[4]  Eugene D. Fabricius,et al.  Introduction to VLSI design , 1990, McGraw-Hill series in electrical engineering.

[5]  P. A. Ramamoorthy,et al.  Bit-serial VLSI implementation of vector quantizer for real-time image coding , 1989 .

[6]  Chen Sin-Horng,et al.  Systolic encoder for fast waveform vector quantisation , 1985 .

[7]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[8]  J. Makhoul,et al.  Vector quantization in speech coding , 1985, Proceedings of the IEEE.

[9]  C. E. SHANNON,et al.  A mathematical theory of communication , 1948, MOCO.

[10]  A. Gersho,et al.  A systolic vector quantization processor for real-time speech coding , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[11]  John P. Uyemura,et al.  Circuit design for CMOS VLSI , 1992 .

[12]  Peter R. Cappello,et al.  Systolic architectures for vector quantization , 1988, IEEE Trans. Acoust. Speech Signal Process..

[13]  Nasser M. Nasrabadi,et al.  Image coding using vector quantization: a review , 1988, IEEE Trans. Commun..

[14]  Allen Gersho,et al.  Vector quantization and signal compression , 1991, The Kluwer international series in engineering and computer science.

[15]  Peter No,et al.  Digital Coding of Waveforms , 1986 .