Process integration of single-wafer technology in a 300-mm fab, realizing drastic cycle time reduction with high yield and excellent reliability

In this paper, we discuss a new technology implemented with single-wafer processing for a 300-mm fab. Newly developed equipment and chemicals reduce the process time and provide cost savings. The combination of fully automated systems and single-wafer processing significantly reduces queuing time. The process has been re-integrated to eliminate long time processes and make it suitable for single-wafer technologies. As a result, a very aggressive cycle time (0.25 days/layer) with high yield, in double-polysilicon, sextuple-metal, 0.18-/spl mu/m logic process has been demonstrated. High-performance devices with excellent reliability are also obtained. A new methodology for detecting parametric errors effectively in the early stages of production is implemented for quick yield ramp up.

[1]  A.H. Montree,et al.  Effects of gate depletion and boron penetration on matching of deep submicron CMOS transistors , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[2]  A. Koike.  Manufacturing in the 21st century-new concept for 300 mm fab , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[3]  T. Ohmi,et al.  Segregation and removal of metallic impurity at interface of silicon and fluorine etchant , 1993 .

[4]  Norio Suzuki,et al.  A new LSI manufacturing scheme in the large-diameter wafer era for super-quick TAT development and volume production , 1995, Proceedings of International Symposium on Semiconductor Manufacturing.

[5]  E. Murakami,et al.  A highly manufacturable 0.18 /spl mu/m generation logic technology , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[6]  T. Ohmi,et al.  Particle removal from silicon wafer surface in wet cleaning process , 1993 .

[7]  A. Koike.  A new fab concept in the 300 mm wafer era , 2000, Proceedings of ISSM2000. Ninth International Symposium on Semiconductor Manufacturing (IEEE Cat. No.00CH37130).

[8]  S. C. Wood.  Cost and cycle time performance of fabs based on integrated single-wafer processing , 1997 .

[9]  Peter Robinson,et al.  Manufacturing in the 21st Century: An Holistic Future , 1994 .

[10]  Y. Sasaki,et al.  Innovation of 300 mm fab manufacturing with single wafer technology , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[11]  Robert R. Doering.  Trends in single-wafer processing , 1992, 1992 Symposium on VLSI Technology Digest of Technical Papers.

[12]  Hua Su,et al.  A statistical method for reducing systematic defects in the initial stages of production , 2002, 13th Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference. Advancing the Science and Technology of Semiconductor Manufacturing. ASMC 2002 (Cat. No.02CH37259).

[13]  R.R. Doering,et al.  Exploring the limits of cycle time for VLSI processing , 1994, Proceedings of 1994 VLSI Technology Symposium.