论文信息 - Ternary arithmetic unit

Ternary arithmetic unit

A ternary arithmetic unit is proposed which is based on the ternary symmetric number representation using digit +1, 0, −1. The advantages of this number representation are given in detail. Present-day familiar diode-transistor circuitry is applied. Detailed circuit realisations and logic diagrams of ternary gates, a 3-stable element, and a ternary full adder are developed.

M. Yoeli | Israel Halpern

[1] F. G. Heath,et al. Semiconductor circuits for ternary logic , 1962 .

[2] Donald L. Dietmeyer,et al. A Magnetic Ternary Device , 1963, IEEE Trans. Electron. Comput..

[3] Jorge Santos,et al. On the analysis and synthesis of three-valued digital systems , 1964, AFIPS '64 (Spring).

[4] Forrest Salter. A Ternary Memory Element Using a Tunnel Diode , 1964, IEEE Trans. Electron. Comput..

[5] H. M. Ernst,et al. Planning a Computer System , 1964 .

[6] Richard D. Friichtenicht. An experimental study of the uses of ternary logic in digital computers. , 1964 .

[7] M. Yoeli,et al. Logical Design of Ternary Switching Circuits , 1965, IEEE Trans. Electron. Comput..

[8] A. Paugh. Application of binary devices and Boolean algebra to the realisation of 3-valued logic circuits , 1967 .