High-speed and low-power techniques in CMOS and BiCMOS
暂无分享,去创建一个
This chapter discusses the potential of CMOS and BiCMOS to obtain high speed and low power. It demonstrates that CMOS technologies of today have the ability to approach 1 GHz clock frequencies. By combining CMOS with bipolar transistors, using a BiCMOS process, we may combine very high data rates (< 40 Gb/s) and very high complexity (using CMOS) in a single chip. It discusses the possibility to reduce power in CMOS circuits and showed that considerable power reduction can be obtained by sacrificing clock frequency (not necessarily sacrificing computing capacity). Also demonstrates the possibility to reduce power considerably, with no or very little reduction in clock frequency through process reoptimisation. These results may be interesting enough to affect process generations coming along. Finally it discusses the future development of CMOS technology and concluded that CMOS has very much more to give.