Detection of gate-oxide defects with timing tests at reduced power supply

In this paper, we focus on the detection of small gate-oxide defects, which can escape production tests but lead to early-life-failures (ELF) during normal operation. Very-Low-Voltage (VLV) and MinVDD testing have been proposed in the past to screen such “weak” ICs. However, small defects that are not severe enough to trigger logic failures can still escape such tests given the fact that power supply voltage cannot be arbitrarily lowered in a given technology. We suggest a novel approach for increasing the sensitivity of detection of these small gate-oxide defects by applying timing tests in a reduced power supply environment. While not severe enough to cause logic failures, small oxide defects can still introduce observable anomalies in the timing of affected paths, which is amplified at reduced power supply voltages. Experimental simulation results using NanGate 45nm technology are provided to substantiate our conclusions.

[1]  Edward J. McCluskey,et al.  MINVDD testing for weak CMOS ICs , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[2]  Rene David,et al.  Some relationships between delay testing and stuck-open testing in CMOS circuits , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[3]  Edward J. McCluskey,et al.  Some faults need an Iddq test , 1996 .

[4]  Edward J. McCluskey,et al.  Detecting delay flaws by very-low-voltage testing , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[5]  Haihua Yan,et al.  A New Delay Test Based on Delay Defect Detection Within Slack Intervals (DDSI) , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Edward J. McCluskey,et al.  IDDQ data analysis using current signature , 1998, Proceedings 1998 IEEE International Workshop on IDDQ Testing (Cat. No.98EX232).

[7]  Subhasish Mitra,et al.  Gate-Oxide Early Life Failure Prediction , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[8]  S.R. Makar,et al.  Some faults need an I/sub ddq/ test , 1996, Digest of Papers 1996 IEEE International Workshop on IDDQ Testing.

[9]  David Turner,et al.  Screening minVDD outliers using feed-forward voltage testing , 2002, Proceedings. International Test Conference.

[10]  Wen-Ben Jone,et al.  Delay Fault Coverage Enhancement Using Variable Observation Times , 1997, J. Electron. Test..

[11]  Adit D. Singh.  A self-timed structural test methodology for timing anomalies due to defects and process variations , 2005, IEEE International Conference on Test, 2005..

[12]  C. Landrault,et al.  Effectiveness of a variable sampling time strategy for delay fault diagnosis , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[13]  Subhasish Mitra,et al.  Delay defect characteristics and testing strategies , 2003, IEEE Design & Test of Computers.

[14]  Haihua Yan,et al.  Experiments in detecting delay faults using multiple higher frequency clocks and results from neighboring die , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[15]  Adit D. Singh,et al.  Distinguishing Resistive Small Delay Defects from Random Parameter Variations , 2010, 2010 19th IEEE Asian Test Symposium.

[16]  Edward J. McCluskey,et al.  Detecting resistive shorts for CMOS domino circuits , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[17]  Adit D. Singh.  Scan Based Testing of Dual/Multi Core Processors for Small Delay Defects , 2008, 2008 IEEE International Test Conference.