Three-dimensional stacking FPGA architecture using face-to-face integration

In recent years, as VLSI process scales have developed into deep sub-micrometer dimensions, routing delay problems have become critical. For reconfigurable logic devices (RLDs) like field-programmable gate arrays (FPGAs) in particular, routing resources occupy major parts of the available area and hinder performance. In order to balance cost and performance, and to explore 3D FPGA architectures with realistic 3D LSI processes, we proposed a novel two-layers 3D FPGA architecture based on 3D connections on logic block input and output pins. Evaluation shows that this novel RLD with two layers of 3D routing architecture uses 48.75% less on-board area and 30.54% less critical path delay than does a conventional 2D 4-lookup table island-style FPGA on average.

[1]  Dimitrios Soudris,et al.  A software-supported methodology for designing high-performance 3D FPGA architectures , 2007, 2007 IFIP International Conference on Very Large Scale Integration.

[2]  Kia Bazargan,et al.  Three-dimensional place and route for FPGAs , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[3]  Jason Luu,et al.  VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2009, FPGA '09.

[4]  Mahmut T. Kandemir,et al.  Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Kenneth B. Kent,et al.  Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[6]  Masahiro Iida,et al.  An Easily Testable Routing Architecture and Efficient Test Technique , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[7]  Kenneth B. Kent,et al.  VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2011, TRETS.

[8]  Vaughn Betz,et al.  Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density , 1999, FPGA '99.

[9]  Mitsumasa Koyanagi,et al.  Three-dimensional integration technology and integrated systems , 2009, 2009 Asia and South Pacific Design Automation Conference.

[10]  Zhao Qian,et al.  A Design Framework for Reconfigurable IPs with VLSI CADs , 2012 .

[11]  John E. Karro,et al.  Three-dimensional field-programmable gate arrays , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.

[12]  J. Rose,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2000, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.