SAR ADC Algorithm with Redundancy and Digital Error Correction
暂无分享,去创建一个
Nobukazu Takai | Toshihiko Mori | Haruo Kobayashi | Tatsuji Matsuura | Hao San | Yosuke Takahashi | Masao Hotta | Tomohiko Ogawa | Akira Abe | Katsuyoshi Yagi
[1] Franz Kuttner,et al. A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[2] Nobukazu Takai,et al. SAR ADC Architecture with Digital Error Correction , 2010 .
[3] Shouli Yan,et al. A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[4] Franco Maloberti,et al. A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[5] F. Kuttner. A 1.2V 10b 20MS/S Non-Binary Successive Approximation ADC in 0.13μm CMOS , 2002 .
[6] Shouli Yan,et al. A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 µm CMOS , 2009, IEEE J. Solid State Circuits.
[7] Nobukazu Takai,et al. SAR ADC algorithm with redundancy , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.
[8] Zhiheng Cao,et al. A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13$\ \mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.