Neuron MOS binary-logic integrated circuits. I. Design fundamentals and soft-hardware-logic circuit implementation
暂无分享,去创建一个
[1] W. Pitts,et al. A Logical Calculus of the Ideas Immanent in Nervous Activity (1943) , 2021, Ideas That Created the Future.
[2] Tadahiro Ohmi,et al. A self-learning neural-network LSI using neuron MOSFETs , 1992, 1992 Symposium on VLSI Technology Digest of Technical Papers.
[3] Tadashi Shibata,et al. A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .
[4] K. Taniguchi,et al. Time-dependent-dielectric breakdown of thin thermally grown SiO2films , 1985, IEEE Transactions on Electron Devices.
[5] Tadahiro Ohmi,et al. An intelligent MOS transistor featuring gate-level weighted sum and threshold operations , 1991, International Electron Devices Meeting 1991 [Technical Digest].
[6] Kenneth C. Smith,et al. A multiple valued logic: a tutorial and appreciation , 1988, Computer.
[7] R.H. Dennard,et al. 1 µm MOSFET VLSI technology: Part IV—Hot-electron design constraints , 1979, IEEE Transactions on Electron Devices.