A Voltage Regulator for Subthreshold Logic with Low Sensitivity to Temperature and Process Variations

The V0 of a voltage regulator changes with temperature and process variations to make the performance of subthreshold MOS logic almost insensitive to them. The propagation delay of a subthreshold CMOS inverter supplied by this regulator has a temperature sensitivity of 114ppm/degC and a relative standard deviation due to process variations of 4.9%. The regulator is fabricated in a 0.35mum process and draws 2.9 to 3.4muA from 1.8 to 4.3V over the 0 to 80degC range.

[1]  Kaushik Roy,et al.  Ultra-low power digital subthreshold logic circuits , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[2]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[4]  David Blaauw,et al.  Analysis and mitigation of variability in subthreshold design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..