A Simplified Superior Floating-Body/Gate DRAM Cell

The basic concept of a simplified and easily manufacturable version of the two-transistor floating-body/gate DRAM cell (FBGC) is proposed and demonstrated via simulation and fabrication/experiment. Converting the charge-storage transistor (T1) to a gated diode enables easy and direct connection of its body to the gate of the sensing transistor in conventional planar SOI CMOS and in FinFET technologies, and also reduces the cell size. Numerical simulations show that the new cell can yield a much better signal margin and dissipate much less power than the one-transistor floating-body DRAM cells currently being assessed. A FinFET-based prototype of the new cell provides experimental corroboration of these features.

[1]  T. Tanaka,et al.  A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory , 2006, IEEE Transactions on Electron Devices.

[2]  S. Okhonin,et al.  New Generation of Z-RAM , 2007, 2007 IEEE International Electron Devices Meeting.

[3]  T. Ohsawa,et al.  Floating Body RAM Technology and its Scalability to 32nm Node and Beyond , 2006, 2006 International Electron Devices Meeting.

[4]  V. Trivedi,et al.  Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra-thin bodies , 2007 .

[5]  Zhichao Lu,et al.  New Insights on “Capacitorless” Floating-Body DRAM Cells , 2007, IEEE Electron Device Letters.

[6]  P. Chang,et al.  Floating body cell (FBC) memory for 16-nm technology with low variation on thin silicon and 10-nm BOX , 2008, 2008 IEEE International SOI Conference.

[7]  Jean-Michel Sallese,et al.  A SOI capacitor-less 1T-DRAM concept , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[8]  Zhichao Lu,et al.  A Novel Two-Transistor Floating-Body/Gate Cell for Low-Power Nanoscale Embedded DRAM , 2008, IEEE Transactions on Electron Devices.

[9]  P. Chang,et al.  A scaled floating body cell (FBC) memory with high-k+metal gate on thin-silicon and thin-BOX for 16-nm technology node and beyond , 2008, 2008 Symposium on VLSI Technology.

[10]  P. Chang,et al.  Floating Body Cell with Independently-Controlled Double Gates for High Density Memory , 2006, 2006 International Electron Devices Meeting.