Performance Visualization and Exploration for Reconfigurable Computing Applications

Reconfigurable computing (RC) applications have the potential for significant performance while consuming little power. Although runtime performance analysis of RC applications has previously been shown to be important in achieving this potential, the optimization process is still arduous. We target two primary contributing factors: the incongruence between traditional CPU-based performance visualizations and RC performance data, and the need to manually predict the benefits of each potential optimization. To address these issues, we propose a methodology for interactive performance visualization targeted toward RC applications. Our methodology presents performance data hierarchically within the system and application contexts while simultaneously permitting a user to explore “what-if” scenarios to predict the effects of optimizations. We present a prototype of this visualization in our ReCAP (Reconfigurable Computing Application Performance) tool and demonstrate its utility via an application case study.

[1]  Michael T. Heath,et al.  Parallel performance visualization: from practice to theory , 1995, IEEE Parallel Distributed Technol. Syst. Appl..

[2]  Allen D. Malony,et al.  The Tau Parallel Performance System , 2006, Int. J. High Perform. Comput. Appl..

[3]  Roy H. Campbell,et al.  Architecture-oriented visualization , 1996, OOPSLA '96.

[4]  J. Garcia,et al.  An instrumentation and visualization technique for performance analysis of high-performance industrial embedded applications , 1999, IMTC/99. Proceedings of the 16th IEEE Instrumentation and Measurement Technology Conference (Cat. No.99CH36309).

[5]  Alan D. George,et al.  ACM Transactions on Reconfigurable Technology and Systems Performance Analysis Framework for High-Level Language Applications in Reconfigurable Computing , 2009 .

[6]  Paola Inverardi,et al.  Model-based performance prediction in software development: a survey , 2004, IEEE Transactions on Software Engineering.

[7]  Emden R. Gansner,et al.  Graphviz - Open Source Graph Drawing Tools , 2001, GD.

[8]  Alan D. George,et al.  Performance analysis challenges and framework for high-performance reconfigurable computing , 2008, Parallel Comput..

[9]  Allan Clark,et al.  State-Aware Performance Analysis with eXtended Stochastic Probes , 2008, EPEW.

[10]  Jacques Stern,et al.  Software-Hardware Trade-Offs: Application to A5/1 Cryptanalysis , 2000, CHES.

[11]  Alan D. George,et al.  A Simulation Framework for Rapid Analysis of Reconfigurable Computing Systems , 2010, TRETS.

[12]  Jean-Didier Legat,et al.  A Cryptanalytic Time-Memory Tradeoff: First FPGA Implementation , 2002, FPL.

[13]  Viktor K. Prasanna,et al.  DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconfigurable Systems , 1999, FPL.

[14]  Alan D. George,et al.  Parallel performance wizard: A performance analysis tool for partitioned global-address-space programming , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.

[15]  Alberto L. Sangiovanni-Vincentelli,et al.  FPGA Architecture Characterization for System Level Performance Analysis , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[16]  Alan D. George,et al.  RAT: a methodology for predicting performance in application design migration to FPGAs , 2007, HPRCTA.

[17]  Jeffrey C. Lagarias,et al.  The 3x + 1 Problem and its Generalizations , 1985 .

[18]  Barton P. Miller.  What to Draw? When to Draw? An Essay on Parallel Program Visualization , 1993, J. Parallel Distributed Comput..

[19]  Felix Wolf,et al.  Scalasca Parallel Performance Analyses of PEPC , 2008, Euro-Par Workshops.

[20]  Gregory D. Peterson,et al.  Parallel application performance on shared high performance reconfigurable computing resources , 2005, Perform. Evaluation.