Single Event Transient Propagation Probabilities Analysis for Nanometer CMOS Circuits

As the feature size of CMOS transistors scales down, Single Event Transient (SET) has been an important consideration in designing modern radiation tolerant circuits because it may cause some failures in the circuit outputs. Many researches have been done in analyzing the impact of SET on nanometer CMOS circuits. However, it is difficult to consider numerous factors such as three fault masking effects, consecutive cycles, signal correlations and so on. In this paper, we have presented a new approach for analyzing the propagation probabilities of SET in logic circuits. All three fault masking effects have been considered uniformly and SET Propagation Probabilities Matrices (SPPMs) have been used to represent the SET Propagation Probabilities (SPPs) in current clock cycle. Based on the matrix union operations which we have defined, the SPPs in consecutive cycles can be calculated accurately and efficiently. Experimental results on ISCAS’89 benchmark circuits show that our approach is practicable.

[1]  B. Narasimham,et al.  Characterization of Digital Single Event Transient Pulse-Widths in 130-nm and 90-nm CMOS Technologies , 2007, IEEE Transactions on Nuclear Science.

[2]  Adrian Evans,et al.  State-aware single event analysis for sequential logic , 2013, 2013 IEEE 19th International On-Line Testing Symposium (IOLTS).

[3]  Mehdi Baradaran Tahoori,et al.  Soft error modeling and remediation techniques in ASIC designs , 2010, Microelectron. J..

[4]  L. W. Massengill,et al.  Single Event Transients in Digital CMOS—A Review , 2013, IEEE Transactions on Nuclear Science.

[5]  Yu Hu,et al.  Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  John Lach,et al.  Characterization of logical masking and error propagation in combinational circuits and effects on system vulnerability , 2011, 2011 IEEE/IFIP 41st International Conference on Dependable Systems & Networks (DSN).

[7]  Mehdi Baradaran Tahoori,et al.  Efficient algorithms to accurately compute derating factors of digital circuits , 2012, Microelectron. Reliab..

[8]  Israel Koren,et al.  Fault-Tolerant Systems , 2007 .

[9]  R. Allmon,et al.  Soft Error Susceptibilities of 22 nm Tri-Gate Devices , 2012, IEEE Transactions on Nuclear Science.

[10]  Li Cai,et al.  Monte Carlo Reliability Model for Single-Event Transient on Combinational Circuits , 2017, IEEE Transactions on Nuclear Science.

[11]  Li Cai,et al.  Reliability Evaluation for Single Event Transients on Digital Circuits , 2012, IEEE Transactions on Reliability.

[12]  Lirida A. B. Naviner,et al.  Efficient computation of combinational circuits reliability based on probabilistic transfer matrix , 2014, 2014 IEEE International Conference on IC Design & Technology.

[13]  Karim Mohammadi,et al.  Fast Reliability Analysis Method for Sequential Logic Circuits , 2011, 2011 21st International Conference on Systems Engineering.

[14]  Antonio Rubio,et al.  SET and noise fault tolerant circuit design techniques: Application to 7 nm FinFET , 2014, Microelectron. Reliab..

[15]  Fabrizio Lombardi,et al.  Analysis of Error Masking and Restoring Properties of Sequential Circuits , 2013, IEEE Transactions on Computers.

[16]  M. SONZA REORDA,et al.  A New Approach to the Analysis of Single Event Transients in VLSI Circuits , 2004, J. Electron. Test..

[17]  Juan L. Aragón,et al.  Fast and Accurate SER Estimation for Large Combinational Blocks in Early Stages of the Design , 2018, IEEE Transactions on Sustainable Computing.

[18]  Mostafa E. Salehi,et al.  Vulnerability Analysis of Adder Architectures Considering Design and Synthesis Constraints , 2018, J. Electron. Test..

[19]  N. Seifert,et al.  Comparison of alpha-particle and neutron-induced combinational and sequential logic error rates at the 32nm technology node , 2009, 2009 IEEE International Reliability Physics Symposium.

[20]  Yan Lin,et al.  Device and architecture concurrent optimization for FPGA transient soft error rate , 2007, ICCAD 2007.

[21]  Michelangelo Grosso,et al.  Exploiting Fault Model Correlations to Accelerate SEU Sensitivity Assessment , 2013, IEEE Transactions on Industrial Informatics.

[22]  Walid Ibrahim,et al.  Accurate and Efficient Estimation of Logic Circuits Reliability Bounds , 2015, IEEE Transactions on Computers.

[23]  Peng Liu,et al.  Reliability evaluation of logic circuits based on transient faults propagation metrics , 2017, IEICE Electron. Express.

[24]  David Blaauw,et al.  Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[25]  Qiaoyan Yu,et al.  Systematic analyses for latching probability of single-event transients , 2014, Fifteenth International Symposium on Quality Electronic Design.

[26]  Juan L. Aragón,et al.  MASkIt: Soft error rate estimation for combinational circuits , 2016, 2016 IEEE 34th International Conference on Computer Design (ICCD).

[27]  John P. Hayes,et al.  Probabilistic transfer matrices in symbolic reliability analysis of logic circuits , 2008, TODE.

[28]  Abhijit Chatterjee,et al.  Analysis and optimization of nanometer CMOS circuits for soft-error tolerance , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.