Modeling and Evaluation of the Interconnection-driven Repairability for Distributed Embedded Memory Cores on Chip