Analyses and techniques for phase noise reduction in CMOS Colpitts oscillator topology

Summary This paper reports the analyses of three techniques for phase noise reduction in the complementary metal-oxide semiconductor (CMOS) Colpitts oscillator circuit topology. Namely, the three techniques are inductive degeneration, noise filter, and optimum current density. The design of the circuit topology is carried out in 28-nm bulk CMOS technology. The analytical expression of the oscillation frequency is derived and validated through circuit simulations. Moreover, the theoretical analyses of the three techniques are carried out and verified by means of circuit simulations within a commercial design environment. The results obtained for the inductive degeneration and noise filter show the existence of an optimum inductance for minimum phase noise. The results obtained for the optimum bias current density technique applied to a Colpitts oscillator circuit topology incorporating either inductive degeneration or noise filter show the existence of an optimum bias current density for minimum phase noise. Overall, the analyses show that the adoption of these techniques may lead to a potential phase noise reduction up to 19 dB at a 1-MHz frequency offset for an oscillation frequency of 10 GHz. © 2015 The Authors International Journal of Circuit Theory and Applications Published by John Wiley & Sons Ltd.

[1]  Valentina Lanza,et al.  Analysis of nonlinear oscillatory network dynamics via time‐varying amplitude and phase variables , 2007, Int. J. Circuit Theory Appl..

[2]  Jing Wang,et al.  Effect of Substrate Contact Shape and Placement on RF Characteristics of 45 nm Low Power CMOS Devices , 2009, IEEE Journal of Solid-State Circuits.

[3]  A. Siligaris,et al.  A new empirical nonlinear model for sub-250 nm channel MOSFET , 2003, IEEE Microwave and Wireless Components Letters.

[4]  Domenico Zito,et al.  50 GHz mm-Wave CMOS Active Inductor , 2014, IEEE Microwave and Wireless Components Letters.

[5]  Fujiang Lin,et al.  An analytical MOSFET model for nonlinear circuit simulation , 2000, 2000 Asia-Pacific Microwave Conference. Proceedings (Cat. No.00TH8522).

[6]  E. Hegazi,et al.  23.4 A Filtering Technique to Lower Oscillator Phase Noise , 2008 .

[7]  D. Zito,et al.  Microwave Active Inductors , 2009, IEEE Microwave and Wireless Components Letters.

[8]  Domenico Pepe,et al.  System-Level Simulations Investigating the System-on-Chip Implementation of 60-GHz Transceivers for Wireless Uncompressed HD Video Communications , 2011 .

[9]  T. Yao,et al.  SiGe BiCMOS 65-GHz BPSK transmitter and 30 to 122 GHz LC-varactor VCOs with up to 21% tuning range , 2004, IEEE Compound Semiconductor Integrated Circuit Symposium, 2004..

[10]  Carlo Samori,et al.  Flicker Noise Up-Conversion due to Harmonic Distortion in Van der Pol CMOS Oscillators , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Fernando Silveira,et al.  LC-VCO Design Optimization Methodology Based on the $g_m/I_D$ Ratio for Nanometer CMOS Technologies , 2011, IEEE Transactions on Microwave Theory and Techniques.

[12]  Pietro Andreani,et al.  Tail current noise suppression in RF CMOS VCOs , 2002, IEEE J. Solid State Circuits.

[13]  E. Hegazi,et al.  A 1.5V, 1.7mA 700 MHz CMOS LC oscillator with no upconverted flicker noise , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[14]  S.P. Voinigescu,et al.  SiGe BiCMOS topologies for low-voltage millimeter-wave voltage controlled oscillators and frequency dividers , 2006, Digest of Papers. 2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[15]  Domenico Zito,et al.  Comparative Analyses of Phase Noise in 28 nm CMOS LC Oscillator Circuit Topologies: Hartley, Colpitts, and Common-Source Cross-Coupled Differential Pair , 2014, TheScientificWorldJournal.

[16]  Alessandro Lo Schiavo,et al.  An efficient paradigm for wavelet-based image processing using cellular neural networks , 2010 .

[17]  A. Fard,et al.  A study of phase noise in colpitts and LC-tank CMOS oscillators , 2005, IEEE Journal of Solid-State Circuits.

[18]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[19]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[20]  P. Schvan,et al.  Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio , 2007, IEEE Journal of Solid-State Circuits.

[21]  P. Schvan,et al.  Frequency Scaling and Topology Comparison of Millimeter-wave CMOS VCOs , 2006, 2006 IEEE Compound Semiconductor Integrated Circuit Symposium.

[22]  Sorin P. Voinigescu,et al.  Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[23]  Domenico Zito,et al.  Performance and Trends in Millimetre-Wave CMOS Oscillators for Emerging Wireless Applications , 2013 .

[24]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[25]  D. Zito,et al.  13 GHz CMOS Active Inductor LC VCO , 2012, IEEE Microwave and Wireless Components Letters.

[26]  Zhangwen Tang,et al.  Comments on “Comments on “A General Theory of Phase Noise in Electrical Oscillators”” , 2008, IEEE Journal of Solid-State Circuits.

[27]  Alessandro Lo Schiavo,et al.  Modelling and analysis of differential VCOs , 2004, Int. J. Circuit Theory Appl..

[28]  Ali M. Niknejad,et al.  Analysis, simulation, and applications of passive devices on conductive substrates , 2000 .

[29]  Alessandro Lo Schiavo,et al.  The effect of parameter mismatches on the output waveform of an LC-VCO , 2010 .

[30]  A. Hajimiri,et al.  Corrections to "A General Theory of Phase Noise in Electrical Oscillators" , 1998 .

[31]  Paolo Maffezzoni,et al.  Time‐domain analysis of phase‐noise and jitter in oscillators due to white and colored noise sources , 2012, Int. J. Circuit Theory Appl..

[32]  Abumoslem Jannesari,et al.  Comments on "A General Theory of Phase Noise in Electrical Oscillators" , 2007, IEEE J. Solid State Circuits.

[33]  H. Sjoland,et al.  A 2.2 GHz CMOS VCO with inductive degeneration noise suppression , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[34]  Domenico Zito,et al.  Phase Noise comparative analysis of LC oscillators in 28-nm CMOS through the Impulse Sensitivity Function , 2013, Proceedings of the 2013 9th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).