Pragma-based floating-to-fixed point conversion for the emulation of analog behavioral models

Design teams have embraced hardware verification accelerators that enable pre-silicon firmware development. However, emulation is inapplicable for large mixed signal designs. We introduce a methodology that allows for the reuse of analog behavioral models in verification accelerators. We provide a set of pragmas that allow real number models to be converted to fixed point and synthesized and introduce an approach for demonstrating the correctness of these models. We demonstrated this by emulating a large cellular modem within 3,000× the speed of real life, a 3,000,000× speedup over analog simulations, and a 120× speedup over RTL simulations.

[1]  Jess Chen,et al.  Mixed-signal methodology guide : advanced methodology for AMS IP and SOC design, verification and implementation , 2012 .

[2]  Dave Robertson,et al.  Issues and trends in RF and mixed signal integration and partitioning , 2008, IEEE Communications Magazine.

[3]  Walter Morton,et al.  A Low-Power Single-Weight-Combiner 802.11abg SoC in 0.13 µm CMOS for Embedded Applications Utilizing An Area and Power Efficient Cartesian Phase Shifter and Mixer Circuit , 2008, IEEE Journal of Solid-State Circuits.

[4]  ByongChan Lim,et al.  Fortifying analog models with equivalence checking and coverage analysis , 2010, Design Automation Conference.

[5]  Milos D. Ercegovac,et al.  FPGA-based structures for on-line FFT and DCT , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).

[6]  Jaeha Kim,et al.  Variable domain transformation for linear PAC analysis of mixed-signal systems , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[7]  Guanhua Wang,et al.  Fast FPGA emulation of background-calibrated SAR ADC with internal redundancy dithering , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[8]  Kenneth S. Kundert,et al.  Model-based functional verification , 2010, Design Automation Conference.

[9]  S. Tahar,et al.  On the simulation performance of contemporary AMS hardware description languages , 2008, 2008 International Conference on Microelectronics.

[10]  Shan Jiang,et al.  A dual mode 802.11b/Bluetooth radio in 0.35μm CMOS , 2003 .

[11]  Yu Cao,et al.  Programmable analog device array (PANDA): A platform for transistor-level analog reconfigurability , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Peter Frey,et al.  Verilog-AMS: Mixed-signal simulation and cross domain connect modules , 2000, Proceedings 2000 IEEE/ACM International Workshop on Behavioral Modeling and Simulation.

[13]  Wayne Luk,et al.  Automatic Accuracy-Guaranteed Bit-Width Optimization for Fixed and Floating-Point Systems , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[14]  Jesse Chen,et al.  A modeling methodology for verifying functionality of a wireless chip , 2009, 2009 IEEE Behavioral Modeling and Simulation Workshop.