High accuracy CMOS capacitance multiplier

This paper presents a CMOS circuit suitable to magnify the value of a grounded unit capacitance. The multiplication factor is achieved through the gain of current mirrors and its maximum value is solely limited by power consumption constraints. Circuit solutions are then developed to reduce power dissipation and to enable the detection of small unit capacitances. Thanks to its inherent simplicity, the circuit is also characterized by wide-band operations. An on-chip tuning technique is also included which allows the value of the obtained capacitance to be adjusted by about 70%. Simulations of a design example are provided.

[1]  K. Smith,et al.  A second-generation current conveyor and its applications , 1970, IEEE Transactions on Circuit Theory.

[2]  Salvatore Pennisi,et al.  New CMOS tunable transconductor for filtering applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[3]  G. Di Cataldo,et al.  Active capacitance multipliers using current conveyors , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[4]  G.A. Rincon-Mora,et al.  Active capacitor multiplier in Miller-compensated circuits , 2000, IEEE Journal of Solid-State Circuits.