Critical discussion of the front-back gate coupling effect on the low-frequency noise in fully depleted SOI MOSFETs

The low-frequency (LF) noise in fully depleted (FD) silicon-on-insulator (SOI) MOSFETs is investigated both theoretically and experimentally, with special emphasis on the front-back gate coupling effect. The impact of different technological parameters on the 1/f noise coupling factor has been investigated, within the frame of a number fluctuations model, ascribing the 1/f noise to traps in the front and buried oxide. It is shown that the coupling effect significantly increases for a smaller film thickness, while the influence of the buried-oxide thickness is less pronounced. The resulting 1/f noise is strongly determined by the ratio of the back and front oxide trap densities and is expected to be higher for the back interface in depletion compared with accumulation. These trends have been verified for FD SOI MOSFETs fabricated in a 0.1-/spl mu/m CMOS technology and measured in linear operation. Except for long-channel transistors and for a front-gate bias <1 V in absolute value, a higher noise is usually found for the back-gate bias in accumulation. It is shown that in the latter case, additional noise sources become active, which drastically enhance the LF noise. Finally, the origin and back-gate bias dependence of these excess noise sources will be critically discussed.

[1]  Cor Claeys,et al.  The Noise in Submicron SOI MOSFETs With 2.5 nm Nitrided Gate Oxide , 2002 .

[2]  E. Simoen,et al.  Excess Lorentzian noise in partially depleted SOI nMOSFETs induced by an accumulation back-gate bias , 2004, IEEE Electron Device Letters.

[3]  Mishel Matloubian,et al.  Low frequency noise in fully depleted SOI PMOSFET's , 1994 .

[4]  G. Ghibaudo,et al.  Impact of scaling down on low frequency noise in silicon MOS transistors , 1992 .

[5]  Yang-Kyu Choi,et al.  Extremely scaled ultra-thin-body and finfet CMOS devices , 2003 .

[6]  Sébastien Haendler,et al.  Low frequency noise in 0.12 mum partially and fully depleted SOI technology , 2003, Microelectron. Reliab..

[7]  F. Balestra,et al.  Shrinking from 0.25 down to 0.12 μm SOI CMOS technology node: a contribution to low-frequency noise in partially depleted N-MOSFETs , 2003 .

[8]  D. C. Mayer.  Modes of operation and radiation sensitivity of ultrathin SOI transistors , 1989, IEEE SOS/SOI Technology Conference.

[9]  Dieter K. Schroder,et al.  SOI bulk and surface generation properties measured with the pseudo-MOSFET , 2002 .

[10]  J. Bokor,et al.  Hydrogen annealing effect on DC and low-frequency noise characteristics in CMOS FinFETs , 2003, IEEE Electron Device Letters.

[11]  Hyung-Kyu Lim,et al.  Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET's , 1983, IEEE Transactions on Electron Devices.

[12]  Eddy Simoen,et al.  Short-channel effects in the Lorentzian noise induced by the EVB tunneling in partially-depleted SOI MOSFETs , 2004 .

[13]  Gerard Ghibaudo,et al.  Experimental investigation and numerical simulation of low‐frequency noise in thin film SOI MOSFETs , 1994 .

[14]  Sorin Cristoloveanu,et al.  Frontiers of silicon-on-insulator , 2003 .

[15]  T. Ouisse,et al.  Interface coupling effects in thin silicon-on-insulator MOSFET's , 1990 .

[16]  T. Hiramoto,et al.  Current Drive Improvement Using Enhanced Body Effect Factor Due to Finite Inversion Layer Thickness in Variable-Threshold-Voltage Complementary MOS (VTCMOS) , 2003 .

[17]  S. Deleonibus,et al.  Threshold voltage quantum simulations for ultra-thin silicon-on-insulator transistors , 2003 .

[18]  Toshiro Hiramoto,et al.  Future Electron Devices and SOI Technology , 2002 .

[19]  Stefan Kubicek,et al.  Emerging device solutions for the post-classical CMOS era , 2003 .

[20]  Cor Claeys,et al.  Impact of the back-gate bias on the low-frequency noise of partially depleted silicon-on-insulator MOSFETs , 2004, SPIE International Symposium on Fluctuations and Noise.

[21]  J. Jomaah,et al.  Gate-induced floating body effect excess noise in partially depleted SOI MOSFETs , 2002, IEEE Electron Device Letters.

[22]  Eddy Simoen,et al.  Low-frequency noise overshoot in ultrathin gate oxide silicon-on-insulator metal–oxide–semiconductor field-effect transistors , 2003 .

[23]  S. Haendler,et al.  ON THE 1/F NOISE IN FULLY DEPLETED SOI TRANSISTORS , 2001 .

[24]  T. Numata,et al.  Experimental evidences of quantum-mechanical effects on low-field mobility, gate-channel capacitance, and threshold voltage of ultrathin body SOI MOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[25]  E. Simoen,et al.  The 1/f/sup 1.7/ noise in submicron SOI MOSFETs with 2.5 nm nitrided gate oxide , 2002 .

[26]  Eddy Simoen,et al.  A low-frequency noise study of gate-all-around SOI transistors , 1993 .

[27]  E. Simoen,et al.  Back and front interface related generation-recombination noise in buried-channel SOI pMOSFETs , 1996 .

[28]  Cor Claeys,et al.  The low-frequency noise behaviour of silicon-on-insulator technologies , 1996 .

[29]  A. Mercha,et al.  Electron valence band tunnelling induced excess Lorentzian noise in fully depleted SOI transistors , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[30]  J. Bokor,et al.  Low-frequency noise characteristics in p-channel FinFETs , 2002, IEEE Electron Device Letters.

[31]  Cor Claeys,et al.  Non-trivial GR and 1/f noise generated in the p-Si layer of SOI and SOS MOSFETs near the inverted front or buried p-Si/SiO2 interface , 1999 .

[32]  H.-S.P. Wong,et al.  Extreme scaling with ultra-thin Si channel MOSFETs , 2002, Digest. International Electron Devices Meeting,.

[33]  Eddy Simoen,et al.  Electron valence-band tunneling-induced Lorentzian noise in deep submicron silicon-on-insulator metal-oxide-semiconductor field-effect transistors , 2003 .

[34]  T. Ouisse,et al.  Ultimately thin double-gate SOI MOSFETs , 2003 .

[35]  D. Ang,et al.  Generation-recombination noise in the near fully depleted SIMOX N-MOSFET operating in the linear region , 2001, IEEE Electron Device Letters.

[36]  Gerard Ghibaudo,et al.  Improved Analysis of Low Frequency Noise in Field‐Effect MOS Transistors , 1991 .

[37]  A. Mercha,et al.  Explaining the parameters of the electron valence-band tunneling related Lorentzian noise in fully depleted SOI MOSFETs , 2003, IEEE Electron Device Letters.

[38]  K. Mitsuda,et al.  A 50-nm CMOS technology for high-speed, low-power, and RF applications in 100-nm node SoC platform , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).