Implementaion of a combined OFDM-demodulation and WCDMA-equalization module
暂无分享,去创建一个
Sabih H. Gerez | S. H. Gerez | Jordy Potman | Klaas L. Hofstra | van David Kampen | J. Potman | D. V. Kampen
[1] Sabih H. Gerez,et al. Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms , 2007, HiPEAC.
[2] D. van Kampen. Implementation of an OFDM-demodulation and WCDMA-equalization module for a dual-mode receiver , 2006 .
[3] Sabih H. Gerez,et al. A Language and Toolset for the Synthesis and Efficient Simulation of Clock-Cycle-True Signal-Processing Algorithms , 2005 .
[4] Sabih H. Gerez,et al. A Reconfigurable Tile-Based Architecture to Compute FFT and FIR Functions in the Context of Software-Defined Radio , 2005 .
[5] Arnaldo Spalvieri,et al. Serial block processing for multi-code WCDMA frequency domain equalization , 2005, IEEE Wireless Communications and Networking Conference, 2005.
[6] Jari Nurmi,et al. A programmable baseband receiver platform for WCDMA/OFDM mobile terminals , 2005, IEEE Wireless Communications and Networking Conference, 2005.
[7] Rudolf Tanner,et al. WCDMA - Requirements and Practical Design: Tanner/WCDMA , 2005 .
[8] P. M. Heysters. Coarse-Grained Reconfigurable Processors - Flexibility meets Efficiency , 2004 .
[9] B. Heyne,et al. A CORDIC BASED RECONFIGURABLE CDMA EQUALIZER FOR LONG CODES AND ITS COMPARISON TO THE RAKE RECEIVER , 2004 .
[10] G. Fettweis,et al. Software Reconfigurable Baseband ASSP for Dual Mode UMTS / WLAN 802 . 11 b Receiver , 2004 .
[11] Friedrich K. Jondral,et al. Low complexity CDMA downlink receiver based on frequency domain equalization , 2003, 2003 IEEE 58th Vehicular Technology Conference. VTC 2003-Fall (IEEE Cat. No.03CH37484).
[12] C. L. Nikias,et al. Algorithms for Statistical Signal Processing , 2002 .
[13] Shousheng He,et al. Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).
[14] Anders Nilsson,et al. An accelerator architecture for programmable multi-standard baseband processors , .