Range-Scaled 14b 30 MS/s Pipeline-SAR Composite ADC for High-Performance CMOS Image Sensors

This paper proposes a low-power rangescaled 14b 30 MS/s pipeline-SAR composite ADC for high-performance CIS applications. The SAR ADC is employed in the first stage to alleviate a samplingtime mismatch as observed in the conventional SHA-free architecture. A range-scaling technique processes a wide input range of 3.0VP-P without thick-gate-oxide transistors under a 1.8 V supply voltage. The firstand second-stage MDACs share a single amplifier to reduce power consumption and chip area. Moreover, two separate reference voltage drivers for the firststage SAR ADC and the remaining pipeline stages reduce a reference voltage disturbance caused by the high-speed switching noise from the SAR ADC. The measured DNL and INL of the prototype ADC in a 0.18 μm CMOS are within 0.88 LSB and 3.28 LSB, respectively. The ADC shows a maximum SNDR of 65.4 dB and SFDR of 78.9 dB at 30 MS/s, respectively. The ADC with an active die area of 1.43 mm 2 consumes 20.5 mW at a 1.8 V supply voltage and 30 MS/s, which corresponds to a figure-of-merit (FOM) of 0.45 pJ/conversion-step.

[1]  Jun-Sang Park,et al.  A 14–10 b dual-mode low-noise pipeline ADC for high-end CMOS image sensors , 2014 .

[2]  Dong-Hyun Hwang,et al.  A range-scaled 13b 100MS/s 0.13μm CMOS SHA-free ADC based on a single reference , 2011, 2011 International SoC Design Conference.

[3]  Bahar Jalali Farahani,et al.  A 14-b 32MS/s Pipelined ADC with novel fast-convergence comprehensive background calibration , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[4]  Seung-Hoon Lee,et al.  A Range-Scaled 13b 100 MS/s 0.13 um CMOS SHA-Free ADC Based on a Single Reference , 2013 .

[5]  Byung-Geun Lee,et al.  A 10-bit 50 MS/s Pipelined ADC With Capacitor-Sharing and Variable-$g_{m}$ Opamp , 2009, IEEE Journal of Solid-State Circuits.

[6]  H. Matsui,et al.  A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s , 2006, IEEE Journal of Solid-State Circuits.

[7]  Seung-Hoon Lee,et al.  A Single Amplifier-Based 12-bit 100 MS/s 1 V 19 mW 0.13 µm CMOS ADC with Various Power and Area Minimized Circuit Techniques , 2011, IEICE Trans. Electron..

[8]  Maarten Vertregt,et al.  A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[9]  Kun-Hong Lee,et al.  Ten-bit 100 MS/s 24.2 mW 0.8 mm 2 0.18 μm CMOS pipeline ADC based on maximal circuit sharing schemes , 2009 .

[10]  Jae-Hong Kim,et al.  A 14b extended counting ADC implemented in a 24Mpixel APS-C CMOS image sensor , 2012, 2012 IEEE International Solid-State Circuits Conference.

[11]  Hae-Seung Lee,et al.  A 14-b 30MS/s 0.75mm2 Pipelined ADC with On-Chip Digital Self-Calibration , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[12]  Jonathan W. Valvano,et al.  A 14b 100MS/s Pipelined ADC with a Merged Active S/H and First MDAC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[13]  Un-Ku Moon,et al.  Low voltage high-SNR pipeline data converters , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[14]  Seung-Hoon Lee,et al.  A 0.31 pJ/Conversion-Step 12-Bit 100 MS/s 0.13 µm CMOS A/D Converter for 3G Communication Systems , 2009, IEICE Trans. Electron..

[15]  Seung-Hoon Lee,et al.  A Calibration-Free 14b 70MS/s 3.3mm2 235mW 0.13um CMOS Pipeline ADC with High-Matching 3-D Symmetric Capacitors , 2006, IEEE Custom Integrated Circuits Conference 2006.

[16]  Seung-Hoon Lee,et al.  A 1.2-V 12-b 120-MS/s SHA-Free Dual-Channel Nyquist ADC Based on Midcode Calibration , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Kyoung-Ho Moon,et al.  A 65nm CMOS 1.2V 12b 30MS/s ADC with capacitive reference scaling , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[18]  Dong-Young Chang,et al.  A 1.2V Programmable ADC for a Multi-Mode Transceiver in 0.13μm CMOS , 2008, 2008 European Microwave Integrated Circuit Conference.

[19]  Zhihua Wang,et al.  A 14-bit pipelined ADC with digital background nonlinearity calibration , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[20]  Un-Ku Moon,et al.  A 31.3fJ/conversion-step 70.4dB SNDR 30MS/s 1.2V two-step pipelined ADC in 0.13μm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[21]  Michael P. Flynn,et al.  A 14 b 23 MS/s 48 mW Resetting $\Sigma \Delta$ ADC , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.