A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK automatically calibrated /spl Sigma/-/spl Delta/ frequency synthesizer

This paper describes a new sigma-delta (/spl Sigma/-/spl Delta/) frequency synthesizer for Gaussian frequency and minimum shift keying (GFSK/GMSK) modulation. The key innovation is an automatic calibration circuit which tunes the phase-locked loop (PLL) response to compensate for process tolerance and temperature variation. The availability of this new calibration method allows the use of precompensation techniques to achieve high data rate modulation without requiring factory calibration. The calibration method can be applied to GFSK/GMSK modulation and also M-ary FSK modulation. The PLL, including 1.8-GHz voltage controlled oscillator (VCO), /spl Sigma/-/spl Delta/ modulator, and automatic calibration circuit, has been implemented in a 0.6-/spl mu/m BiCMOS integrated circuit. The test chip achieves 2.5 Mb/s using GFSK and 5.0 Mb/s using 4-FSK.

[1]  Masahiro Muraguchi,et al.  Quasi-linear amplification using self-phase distortion compensation technique , 1995 .

[2]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[3]  Michael H. Perrott,et al.  A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation , 1997, IEEE J. Solid State Circuits.

[4]  Hikmet Sari,et al.  New phase and frequency detectors for carrier recovery in PSK and QAM systems , 1988, IEEE Trans. Commun..

[5]  Charles Sodini,et al.  A 1V, 5mW, 1.8GHz balanced voltage-controlled oscillator with an integrated resonator , 1997, ISLPED '97.

[6]  H. Reyhani,et al.  A 5 V, 6-b, 80 Ms/s BiCMOS flash ADC , 1994 .

[7]  Atsushi Iwata,et al.  Oversampling A-to-D and D-to-A converters with multistage noise shaping modulators , 1988, IEEE Trans. Acoust. Speech Signal Process..

[8]  Tsuneo Tsukahara,et al.  A 2 V 2 GHz Si-bipolar direct-conversion quadrature modulator , 1994 .

[9]  H. Samueli,et al.  An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients , 1989 .

[10]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[11]  B. Miller,et al.  A multiple modulator fractional divider , 1991 .

[12]  M. A. Copeland,et al.  A simplified continuous phase modulator technique , 1994 .

[13]  R. Krebs,et al.  Merged CMOS/bipolar current switch logic (MCSL) , 1989 .

[14]  R. Hartley.  Subexpression sharing in filters using canonic signed digit multipliers , 1996 .