论文信息 - Gate stack optimization to minimize power consumption in super-lattice fets

Gate stack optimization to minimize power consumption in super-lattice fets

In this work the effect of high-k gate dielectrics on the power-speed performance of SL-FETs realized with the InGaAs/InAlAs and InGaAs/InP material pairs is investigated by numerical simulations. The analysis shows that the InGaAs/InP pair, in association with Al2O3 as the gate dielectric, provides the most promising results for high-performance applications, i.e. an on-state current approaching 2 mA/μm and an intrinsic delay lower than 0.16 ps at a supply voltage of 0.4 V. The average subthreshold swing SS is much lower than 60 mV/dec over six current decades and the point slope SS ≈ 20mV/dec. These results outperform the ITRS requirements projected to year 2022 in terms of both static and dynamic power dissipation, and make the proposed device well suited for high-performance and low-power applications at the same time.

[1] H. Flietner,et al. The E(k) Relation for a Two‐Band Scheme of Semiconductors and the Application to the Metal‐Semiconductor Contact , 1972 .

[2] B. R. Nag,et al. Physics of Quantum Well Devices , 2001 .

[3] K. Boucart,et al. Double Gate Tunnel FET with ultrathin silicon body and high-k gate dielectric , 2006, 2006 European Solid-State Device Research Conference.

[4] P. Ye,et al. High-Performance Inversion-Type Enhancement-Mode InGaAs MOSFET With Maximum Drain Current Exceeding 1 A/mm , 2008, IEEE Electron Device Letters.

[5] Mincheol Shin,et al. Full-quantum simulation of hole transport and band-to-band tunneling in nanowires using the k⋅p method , 2009 .

[6] Antonio Gnudi,et al. Steep-slope nanowire FET with a superlattice in the source extension , 2010 .

[7] Laura Nyns,et al. Atomic-layer-deposited tantalum silicate as a gate dielectric for III-V MOS devices , 2011 .

[8] A. Gnudi,et al. Performance limits of superlattice-based steep-slope nanowire FETs , 2011, 2011 International Electron Devices Meeting.

[9] A. Gnudi,et al. Non-parabolic band effects on the electrical properties of superlattice FETs , 2013, 2013 14th International Conference on Ultimate Integration on Silicon (ULIS).