Model-driven reliability evaluation for MPSoC design

When designing a Multi-Processor System-on-Chip (MPSoC), a very large range of design alternatives arises from a huge space of possible design options and component choices. Literature proposes numerous Design-Space-Exploration (DSE) approaches thats mainly focus on cost optimization. In this paper, we present a DSE approach which focuses on the reliability of the whole design. This approach is based on a meta-model of Multi-Processor System-on-Chips (MPSoCs) integrated the reliability evaluation. We develop a tool that allows designers to describe and optimize their platform based on the proposed meta-model. The obtained results of an MPSoC is presented including the improved overall reliability of the system thanks to the automatic selection of the fault tolerance strategies for each component.

[1]  David W. Coit,et al.  Dynamic k-out-of-n system reliability with component partnership , 2015, Reliab. Eng. Syst. Saf..

[2]  Eric R. Ziegel,et al.  System Reliability Theory: Models, Statistical Methods, and Applications , 2004, Technometrics.

[3]  Walid Ben-Ameur,et al.  Computing the Initial Temperature of Simulated Annealing , 2004, Comput. Optim. Appl..

[4]  Saïd Assar,et al.  Model Driven Requirements Engineering: Mapping the field and beyond , 2014, 2014 IEEE 4th International Model-Driven Requirements Engineering Workshop (MoDRE).

[5]  Zaid Al-Ars,et al.  Survey of fault tolerance techniques for shared memory multicore/multiprocessor systems , 2011, 2011 IEEE 6th International Design and Test Workshop (IDT).

[6]  M.N.S. Swamy,et al.  Search and Optimization by Metaheuristics: Techniques and Algorithms Inspired by Nature , 2016 .

[7]  Lossan Bonde,et al.  Metamodels and MDA Transformations for Embedded Systems , 2004, FDL.

[8]  Marcio Ferreira da Silva Oliveira,et al.  Model-driven engineering methodolgy for design space exploration of embedded systems , 2013 .

[9]  Jeffrey S. Vetter,et al.  A Survey of Techniques for Modeling and Improving Reliability of Computing Systems , 2016, IEEE Transactions on Parallel and Distributed Systems.

[10]  Yeong-Dae Kim,et al.  A systematic procedure for setting parameters in simulated annealing algorithms , 1998, Comput. Oper. Res..

[11]  Andy D. Pimentel,et al.  A two-phase design space exploration strategy for system-level real-time application mapping onto MPSoC , 2014, Microprocess. Microsystems.

[12]  Alois Knoll,et al.  A framework for reliability-aware embedded system design on multiprocessor platforms , 2014, Microprocess. Microsystems.

[13]  Li Shang,et al.  System-level reliability modeling for MPSoCs , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[14]  Roya Soltani,et al.  Reliability optimization of binary state non-repairable systems: A state of the art survey , 2014 .

[15]  P. C. Jha,et al.  Software Reliability Assessment with OR Applications , 2011 .

[16]  Rabie Ben Atitallah,et al.  Multilevel MPSoC Performance Evaluation Using MDE Approach , 2006, 2006 International Symposium on System-on-Chip.