Logical-to-Physical Memory Mapping for FPGAs with Dual-Port Embedded Arrays

On-chip storage has become critical in large FPGAs. This has led most FPGA vendors to include configurable embedded arrays in their devices. Because of the large number of ways in which the arrays can be combined, and because of the configurability of each array, there are often many ways to implement the memories required by a circuit. Implementing user memories using physical arrays is called logical-to-physical mapping, and has previously been studied for single-port FPGA memory arrays. Most current FPGAs, however, contain dual-port arrays. In this paper, we present a logical-to-physical algorithm that specifically targets dual-port FPGA arrays. We show that this algorithm results in 28% denser memory implementations than the only previously published algorithm.