Single event upset induced multi-block error and its mitigation strategy for SRAM-based FPGA

According to the SRAM-based FPGA’s single event effect problem in space application, single event upset induced multi-block error (SEU-MBE) phenomenon and its mitigation strategy are studied in the paper. After analyzing the place and route result, the paper points out that the essence of SEU-MBE is that some important modules exceed the safe internal distance. Two approaches, area constraint method (ACM) and incremental route algorithm (IRA), are proposed, which can reduce the error rate by manipulating programmable switch matrix and interconnection points within FPGA route resource. Fault injection experiments indicate that error detection rate is above 98.6% for both strategies, and FPGA resources increment and performance penalty are around 10%.

[1]  Andres Upegui,et al.  Evolving Hardware by Dynamically Reconfiguring Xilinx FPGAs , 2005, ICES.

[2]  Hyun Gook Kang,et al.  A method for evaluating fault coverage using simulated fault injection for digitalized systems in nuclear power plants , 2006, Reliab. Eng. Syst. Saf..

[3]  Justin D. Littell,et al.  Full-Field Strain Methods for Investigating Failure Mechanisms in Triaxial Braided Composites , 2013 .

[4]  F. Irom,et al.  Frequency dependence of single-event upset in advanced commercial PowerPC microprocessors , 2004, IEEE Transactions on Nuclear Science.

[5]  J. Fabula,et al.  The NSEU response of static-latch based FPGAs , 2005 .

[6]  D. Bortolato,et al.  Errata to “Identification and Classification of Single-Event Upsets in the Configuration Memory of SRAM-Based FPGAs” , 2003 .

[7]  Xing Ke-fei.  Study on the Anti-Radiation Technique for Xilinx SRAM-Based FPGA , 2007 .

[8]  L. Sterpone,et al.  Analysis of the robustness of the TMR architecture in SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.

[9]  Charles D. Norton,et al.  An evaluation of the Xilinx Virtex-4 FPGA for on-board processing in an advanced imaging system , 2009, 2009 IEEE Aerospace conference.

[10]  M. Wirthlin,et al.  Improving FPGA Design Robustness with Partial TMR , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[11]  D. Bortolato,et al.  Analyzing SEU effects is SRAM-based FPGAsb , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[12]  T. Arslan,et al.  Design of a novel soft error mitigation technique for reconfigurable architectures , 2006, 2006 IEEE Aerospace Conference.

[13]  Adrian Stoica,et al.  An Efficient Technique for Preventing Single Event Disruptions in Synchronous and Reconfigurable Architectures , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[14]  E. L. Harder,et al.  The Institute of Electrical and Electronics Engineers, Inc. , 2019, 2019 IEEE International Conference on Software Architecture Companion (ICSA-C).

[15]  Massimo Violante,et al.  A new reliability-oriented place and route algorithm for SRAM-based FPGAs , 2006, IEEE Transactions on Computers.

[16]  Jong Gyun Choi,et al.  Dependability estimation of a digital system with consideration of software masking effects on hardware faults , 2001, Reliab. Eng. Syst. Saf..

[17]  M. Tomczak,et al.  Fault-tolerant VHDL descriptions: a case study for SEU-tolerant digital library , 2006, Symposium on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments (WILGA).

[18]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.