Phase-locked loop transient response simulation based on ADS
暂无分享,去创建一个
[1] E. L. Hudson,et al. A variable delay line PLL for CPU-coprocessor synchronization , 1988 .
[2] J.G. Maneatis,et al. Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[3] Roland E. Best. Phase-locked loops : design, simulation, and applications , 2003 .
[4] Li Xiang-tao. Phase-Locked Loops Design by ADS and Matlab , 2009 .
[5] Wang Yao-na. Design of RFID Reader PLL Circuit Based on LMX2315 , 2008 .
[6] Zhang Yu-fei. Design and Research on a Frequency Synthesizer for UHF RFID Reader/Writer , 2010 .