Multi parametric optimized architectural synthesis of an application specific processor

Recent advancements in the field of multimedia and wireless communications have led to a wide array of application and services requiring high data processing rate at minimal power consumption. This new generation of data hungry portable devices requires power efficient hardware solutions where the operational specifications are as important as objective functionality. Conventional processing solutions like MIPS fall short on real time computational intensive operations due to large software overhead. This class of applications demands dedicated hardware units like Application Specific Processors (ASP) working as hardware accelerators for intensive data processing operations. In this paper we describe a novel Register Transfer Level (RTL) synthesis process of a power and throughput optimized ASP for a sample application. The ASP implemented on an FPGA, can serve as a hardware accelerator for system on chip (SOC) or as a standalone Application Specific Integrated Circuit (ASIC) at silicon level.

[1]  Yong Dou,et al.  A Parameterized Architecture Model in High Level Synthesis for Image Processing Applications , 2007, 2007 Asia and South Pacific Design Automation Conference.

[2]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[3]  David Abramson,et al.  A comparison of high level synthesis and register transfer level design techniques for custom computing machines , 1998, Proceedings of the Thirty-First Hawaii International Conference on System Sciences.

[4]  M. Potkonjak,et al.  Exploring the algorithmic design space using high level synthesis , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[5]  Na Li,et al.  Software/Hardware Partition in Multiple Processors Embedded System , 2005, 2005 International Conference on Machine Learning and Cybernetics.

[6]  Guochang Gu,et al.  A New ILP Based Approach to Schedule and Bind Simultaneously , 2007, 2007 10th IEEE International Conference on Computer-Aided Design and Computer Graphics.

[7]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[8]  Maghsoud Abbaspour,et al.  High Level Synthesis of Degradable ASICs Using Virtual Binding , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[9]  Yvon Savaria,et al.  A synthesis approach for the generation of parallel architectures , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.

[10]  Massimo Violante,et al.  Multi-level Fault Effects Evaluation , 2007 .

[11]  Reza Sedaghat,et al.  FPGA-based switch-level fault emulation using module-based dynamic partial reconfiguration , 2008, Microelectron. Reliab..