Scaling trends for the on chip power dissipation

Power is increasingly becoming a performance bottleneck for high-end microprocessors. This work systematically quantifies various sources of on-chip power dissipation and predicts change in their relative contribution with scaling, thus, identifying key problematic areas. It is found that interconnects account for the single largest component of power and are likely to remain at formidable proportions in the future. However, other components are also rapidly becoming important.

[1]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[2]  Dennis Sylvester,et al.  Impact of small process geometries on microarchitectures in systems on a chip , 2001 .

[3]  P. D. Fisher,et al.  The test of time. Clock-cycle estimation and test challenges for future microprocessors , 1998 .

[4]  H. Fair,et al.  Clocking design and analysis for a 600 MHz Alpha microprocessor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[5]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[6]  Dake Liu,et al.  Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.