A regular layout approach for ASICs

This paper presents a regular layout approach addressing the need of a more predictable circuit performance and DFM. Experiments were done using a regular matrix of cells composed by 2-input NAND gates. The regular layout approach considers some strategies to improve the predictability of connections and the routability of circuits. Initial experiments show that this approach should improve performance when compared with a standard cell approach.