Optimized low power full adder design

This paper, proposed a hybrid full adder with low power and less area using 8 transistors. Majority not gate and GDI techniques are collectively used for design this hybrid full adder. Some beforehand composed cells endure from non-full swing output, low speed, and high power utilization issues. While the new full adder has insignificant range overhead, it has enhanced the power Utilization of the circuit when contrasted with other full adder circuit. We have verified this full adder by utilizing cadence virtuoso gpdk 180nm technology at 1.2V supply voltage.

[1]  Keivan Navi,et al.  Low Power Dynamic CMOS Full-Adder Cell , 2015 .

[2]  Omid Kavehei,et al.  A novel low-power full-adder cell for low voltage , 2009, Integr..

[3]  Rajkumar Sarma,et al.  Design and Performance Analysis of hybrid adders for high speed arithmetic circuit , 2012, VLSIC 2012.

[4]  Po-Ming Lee,et al.  Novel 10-T full adders realized by GDI structure , 2007, 2007 International Symposium on Integrated Circuits.

[5]  Martin Margala,et al.  Investigating the Impact of Logic and Circuit Implementation on Full Adder Performance , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  P. Yadav,et al.  Design and Analysis of GDI Based Full Adder Circuit for Low Power Applications , 2014 .

[7]  A Suguna,et al.  180nm Technology Based Low Power Hybrid CMOS Full Adder , 2015 .

[8]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[9]  Keivan Navi,et al.  Two new low-power Full Adders based on majority-not gates , 2009, Microelectron. J..

[10]  Rajeevan Chandel,et al.  Analysis of Low Power High Performance XOR Gate Using GDI Technique , 2011, 2011 International Conference on Computational Intelligence and Communication Networks.