An effective deterministic BIST scheme for shifter/accumulator pairs in datapaths

Effective built-in self-test (BIST) schemes using deterministic sequences generated by small counters have been proposed in the past for the common multiplier/accumulator pair. In this paper we show how near complete testability can be achieved with a regular counter-generated deterministic test set for the shifter-accumulator pair (accumulation performed either by an adder or an ALU) which appears very often in embedded processor or DSP datapaths. The BIST scheme provides near complete coverage with respect to the stuck-at fault model for any datapath width as it is verified by a comprehensive set of experiments. The proposed BIST scheme uses the same test pattern generation (counters) and output data evaluation (accumulators) resources as in our earlier BIST schemes for multiplier/accumulator pairs, thus completing a deterministic counter-based datapath BIST architecture.

[1]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[2]  Alex Orailoglu,et al.  Testability metrics for synthesis of self-testable designs and effective test plans , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[3]  Yervant Zorian,et al.  Effective Built-In Self-Test for Booth Multipliers , 1998, IEEE Des. Test Comput..

[4]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[5]  Yervant Zorian,et al.  An effective BIST architecture for fast multiplier cores , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[6]  Yervant Zorian,et al.  An effective BIST scheme for datapaths , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[7]  Janusz Rajski,et al.  Arithmetic Additive Generators of Pseudo-Exhaustive Test Patterns , 1996, IEEE Trans. Computers.

[8]  Janusz Rajski,et al.  Arithmetic Built-In Self-Test for Embedded Systems , 1997 .

[9]  Haidar Harmanani,et al.  A data path synthesis method for self-testable designs , 1991, 28th ACM/IEEE Design Automation Conference.

[10]  Yervant Zorian,et al.  An effective BIST scheme for ring-address type FIFOs , 1994, Proceedings., International Test Conference.

[11]  Yervant Zorian,et al.  An Effective BIST Scheme for ROM's , 1992, IEEE Trans. Computers.

[12]  Yervant Zorian,et al.  An effective BIST scheme for arithmetic logic units , 1997, Proceedings International Test Conference 1997.

[13]  Yervant Zorian,et al.  An Effective Built-In Self-Test Scheme for Parallel Multipliers , 1999, IEEE Trans. Computers.

[14]  Janusz Rajski,et al.  Test responses compaction in accumulators with rotate carry adders , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..