On the charge sharing problem in CMOS stuck-open fault testing

The charge-sharing problem associated with the detection of CMOS stuck-open faults is analyzed. It is shown that this problem cannot be ignored if high-quality tests are required, and that assuming the worst-case condition and using conventional testing techniques may dramatically reduce the detectability of stuck-open faults. The authors present a layout-driven method to characterize this problem and show that by monitoring of the current supply this problem becomes much easier to solve. Through the use of current supply monitoring a very high improvement factor, which can easily offset the error caused by imprecise estimations of capacitance, has been obtained. It is demonstrated that by slight modification of the layout of a circuit the charge-sharing problem can be eliminated. A robust test generation procedure is also presented.<<ETX>>

[1]  Melvin A. Breuer,et al.  On detecting single and multiple bridging faults in CMOS circuits using the current supply monitoring method , 1990, IEEE International Symposium on Circuits and Systems.

[2]  Sudhakar M. Reddy,et al.  Transistor Level Test Generation for MOS Circuits , 1985, 22nd ACM/IEEE Design Automation Conference.

[3]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[4]  J. F. Wang,et al.  A New Approach to Derive Robust Tests for Stuck-Open Faults in CMOS Combinational Logic Circuits , 1989, 26th ACM/IEEE Design Automation Conference.

[5]  Wojciech Maly,et al.  Built-in current testing , 1992 .

[6]  Anura P. Jayasumana,et al.  CMOS Stuck-Open Fault Detection Using Single Test Patterns , 1989, 26th ACM/IEEE Design Automation Conference.

[7]  Jerry Soden,et al.  Test Considerations for Gate Oxide Shorts in CMOS ICs , 1986, IEEE Design & Test of Computers.

[8]  Mehmet A. Cirit.  The Meyer model revisited: why is charge not conserved? [MOS transistor] , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[10]  Anura P. Jayasumana,et al.  On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates , 1987, 24th ACM/IEEE Design Automation Conference.

[11]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[12]  Wojciech Maly,et al.  Testing oriented analysis of CMOS ICs with opens , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[13]  John A. Newkirk,et al.  An Algorithm to Generate Tests for MOS Circuits at the Switch Level , 1985, ITC.

[14]  S. Koeppe,et al.  Optimal Layout to Avoid CMOS Stuck-Open Faults , 1987, 24th ACM/IEEE Design Automation Conference.

[15]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[16]  Niraj K. Jha,et al.  TESTABLE CMOS LOGIC CIRCUITS UNDER DYNAMIC BEHAVIOR. , 1984 .

[17]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[18]  Sudhakar M. Reddy,et al.  On the design of robust testable CMOS combinational logic circuits , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[19]  庄司 正一,et al.  CMOS digital circuit technology , 1988 .

[20]  Farid Nasri Najm,et al.  Switch-Level Test Generation for MOS VLSI Circuits , 1986 .

[21]  Vishwani D. Agrawal,et al.  Test Generation for MOS Circuits Using D-Algorithm , 1983, 20th Design Automation Conference Proceedings.

[22]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[23]  Wojciech Maly,et al.  Layout-driven test generation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.