The Comparative and Concurrent Simulation of discrete-event experiments
暂无分享,去创建一个
Vishwani D. Agrawal | Karen Panetta | Pier Luca Montessoro | Ernst G. Ulrich | Jack H. Arabian | Michael Gustin | V. Agrawal | K. Panetta | E. Ulrich | P. Montessoro | Michael Gustin
[1] Vishwani D. Agrawal,et al. Unified Methods for VLSI Simulation and Test Generation , 1989 .
[2] Fabio Somenzi,et al. Periodic signal suppression in a concurrent fault simulator , 1991, Proceedings of the European Conference on Design Automation..
[3] Sidney Addelman,et al. trans-Dimethanolbis(1,1,1-trifluoro-5,5-dimethylhexane-2,4-dionato)zinc(II) , 2008, Acta crystallographica. Section E, Structure reports online.
[4] Silvano Gai,et al. Advances in Concurrent Multilevel Simulation , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Ernst G. Ulrich. Concurrent Simulation at the Switch, Gate, and Register Levels , 1985, ITC.
[6] Karen Panetta,et al. Concurrent min-max simulation , 1991, Proceedings of the European Conference on Design Automation..
[7] Melvin A. Breuer,et al. Concurrent fault simulation and functional level modeling , 1977, DAC '77.
[8] Silvano Gai,et al. The performance of the concurrent fault simulation algorithms in MOZART , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[9] Ernst G. Ulrich. Exclusive simulation of activity in digital networks , 1969, CACM.
[10] Douglas B. Armstrong,et al. A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.
[11] Ernst G. Ulrich,et al. Exploitation of periodicity in logic simulation of synchronous circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[12] Ernst G. Ulrich,et al. Switch-level concurrent fault simulation based on a general purpose list traversal mechanism , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[13] Robert M. Glorioso. Engineering Intelligent Systems , 1980 .
[14] Alexander Miczo,et al. Digital logic testing and simulation , 1986 .
[15] Melvin A. Breuer,et al. Diagnosis and Reliable Design of Digital Systems , 1977 .
[16] F. Somenzi,et al. MOZART: a concurrent multilevel simulator , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] Ernst G. Ulrich. Event manipulation for discrete simulations requiring large numbers of events , 1978, CACM.
[18] Ernst G. Ulrich,et al. Concurrent simulation of nearly identical digital networks , 1973, Computer.
[19] J. Tellier,et al. High-Speed Concurrent Fault Simulation with Vectors and Scalars , 1980, 17th Design Automation Conference.
[20] Silvano Gai,et al. Creator: general and efficient multilevel concurrent fault simulation , 1991, 28th ACM/IEEE Design Automation Conference.
[21] Silvano Gai,et al. A complexity analysis of sequential ATPG , 1989, IEEE International Symposium on Circuits and Systems,.
[22] Karen Panetta,et al. Experiences with concurrent fault simulation of diagnostic programs , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[23] Ernst G. Ulrich,et al. Fault-test analysis techniques based on logic simulation , 1972, DAC '72.
[24] Melvin A. Breuer,et al. Digital System Simulation: Current Status and Future Trends or Darwin's Theory of Simulation , 1981, 18th Design Automation Conference.
[25] Jack E. Adams,et al. The Future Impact of Automation on Workers , 1987 .
[26] Karen Panetta,et al. Experiences with concurrent fault simulation of diagnostic programs , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..