Low-power implementation of H.263 codec core dedicated to mobile computing

[1]  Takao Onoye,et al.  VLSI implementation of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decoding , 1995, IEEE Trans. Circuits Syst. Video Technol..

[2]  Jeremiah Golston.  Single-chip H.324 videoconferencing , 1996, IEEE Micro.

[3]  A. Anesko,et al.  A 14 GOPS programmable motion estimator for H.26x video coding , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  Lee-Sup Kim,et al.  A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme , 1994 .

[5]  Gian Carlo Cardarilli,et al.  Bus architecture for low-power VLSI digital circuits , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[6]  Itu-T.  Video coding for low bitrate communication , 1996 .

[7]  Y. Iizuka,et al.  A DSP for DCT-based and wavelet-based video codecs for consumer applications , 1997 .

[8]  Masahiko Yoshimoto,et al.  A 100-MHz 2-D discrete cosine transform core processor , 1992 .

[9]  Satoshi Shigematsu,et al.  Power management technique for 1-V LSIs using embedded processor , 1996, Proceedings of Custom Integrated Circuits Conference.