Three-Dimensional Chips Can Be Cool: Thermal Study of VeSFET-Based 3-D Chips

Thermal management becomes a huge challenge for modern IC designers, especially when chips go 3-D. Vertical slit field-effect transistor (VeSFET) technology provides an alternative thermal-friendly design choice. VeSFET-based chips not only have a much lower power density but also a better vertical thermal conductivity than their CMOS counterparts. For a VeSFET chip with ten stacked dies, the temperature increase is only 30% of that for CMOS-based chip. Assuming the same scaling trend for CMOS and VeSFET, VeSFET 3-D chips can postpone the appearance of dark silicon by three technology nodes compared with CMOS implementations. For VeSFET-based designs, different topologies of transistor arrays may result in different thermal behaviors. We perform thermal characterization of two-transistor array topologies.

[1]  K. Banerjee,et al.  Scaling analysis of multilevel interconnect temperatures for high-performance ICs , 2005, IEEE Transactions on Electron Devices.

[2]  Heng-Chieh Chien,et al.  Thermal evaluation and analyses of 3D IC integration SiP with TSVs for network system applications , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[3]  Gary Anthes.  Chips go upscale , 2012, CACM.

[4]  Eric Beyne,et al.  Electrical, thermal and mechanical impact of 3D TSV and 3D stacking technology on advanced CMOS devices — Technology directions , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[5]  Keiji Matsumoto,et al.  Thermal resistance measurements of interconnections and modeling of thermal conduction path, for the investigation of the thermal resistance of a three-dimensional (3D) chip stack , 2009, 2009 IEEE 13th International Symposium on Consumer Electronics.

[6]  Zhiqiang Tan,et al.  CFD-Micromesh: a fast geometric modeling and mesh generation tool for 3D microsystem simulations , 2000, Design, Test, Integration, and Packaging of MEMS/MOEMS.

[7]  T. Yamane,et al.  Measurement of thermal conductivity of silicon dioxide thin films using a 3ω method , 2002 .

[8]  E. Pop.  Self-heating and scaling of thin body transistors , 2004 .

[9]  Dorota Temple,et al.  High density interconnect at 10µm pitch with mechanically keyed Cu/Sn-Cu and Cu-Cu bonding for 3-D integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[10]  Karthikeyan Sankaralingam,et al.  Dark Silicon and the End of Multicore Scaling , 2012, IEEE Micro.

[11]  O. Semenov,et al.  Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits , 2006, IEEE Transactions on Device and Materials Reliability.

[12]  Dominik Kasprowicz.  A compact model of VeSFET capacitances , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.

[13]  Lei Jiang,et al.  Die Stacking (3D) Microarchitecture , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[14]  Pradip Bose.  Is dark silicon real?: technical perspective , 2013, CACM.

[15]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.

[16]  J. Meindl,et al.  A 3D-IC Technology with Integrated Microchannel Cooling , 2008, 2008 International Interconnect Technology Conference.

[17]  Wojciech Maly,et al.  3D Chips can be cool: Thermal study of VeSFET-based ICs , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[18]  Sungjun Im,et al.  Integrated Microchannel Cooling for Three-Dimensional Electronic Circuit Architectures , 2005 .

[19]  Sani R. Nassif,et al.  Power grid analysis benchmarks , 2008, 2008 Asia and South Pacific Design Automation Conference.

[20]  Malgorzata Marek-Sadowska,et al.  Characterizing VeSFET-Based ICs With CMOS-Oriented EDA Infrastructure , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Payman Zarkesh-Ha,et al.  Impact of three-dimensional architectures on interconnects in gigascale integration , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[22]  Kaustav Banerjee,et al.  Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[23]  M. Marek-Sadowska,et al.  Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.

[24]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Malgorzata Marek-Sadowska,et al.  OPC-Free and Minimally Irregular IC Design Style , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[26]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[27]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[28]  Andrzej Pfitzner.  Vertical-Slit Field-Effect Transistor (VeSFET) - design space exploration and DC model , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.

[29]  Shahin Nazarian,et al.  Thermal Modeling, Analysis, and Management in VLSI Circuits: Principles and Methods , 2006, Proceedings of the IEEE.

[30]  Malgorzata Marek-Sadowska,et al.  Is there always performance overhead for regular fabric? , 2008, 2008 IEEE International Conference on Computer Design.

[31]  Shekhar Borkar.  The Exascale challenge , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[32]  Enabling SPICE-type modeling of the thermal properties of 3D-stacked ICs , 2006, 2006 8th Electronics Packaging Technology Conference.