High-speed Digital to Analog Converter issues with applications to Sigma Delta Modulators

This paper addresses the timing and switching errors of Switched Current (SI) Digital to Analog Converters (DAC) aimed to be used in high speed multi-bit ΣΔ and Nyquist Converters. The analysis is based on an error-analysis framework, according to which all the errors are classified dependent on their properties with respect to the time and spatial domains. Examples are presented that are related with significant problems occuring during implementation, and with overall requirements of high speed multi-bit ΣΔ modulators.

[1]  A.H.M. van Roermund,et al.  Time Non Linearities in D/A Converters , 2001 .

[2]  Arthur H. M. van Roermund,et al.  D/A conversion: amplitude and time error mapping optimization , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[3]  Bang-Sup Song,et al.  A 14 b 100 Msample/s CMOS DAC designed for spectral performance , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[4]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[5]  Bruce A. Wooley,et al.  A 2.5-V sigma-delta modulator for broadband communications applications , 2001 .

[6]  E.J. van der Zwan,et al.  A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  Arthur H. M. van Roermund,et al.  A general analysis on the timing jitter in D/A converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[8]  Rudy J. Van De Plassche High-speed D/A converters , 2003 .

[9]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[10]  Michel Steyaert,et al.  A 12-bit intrinsic accuracy high-speed CMOS DAC , 1998, IEEE J. Solid State Circuits.

[11]  A. Demir,et al.  Phase noise in oscillators: a unifying theory and numerical methods for characterization , 2000 .

[12]  J. Jacob Wikner,et al.  Modeling of CMOS digital-to-analog converters for telecommunication , 1999 .

[13]  Behzad Razavi,et al.  A study of phase noise in CMOS oscillators , 1996, IEEE J. Solid State Circuits.

[14]  A. Papoulis,et al.  Error analysis in sampling theory , 1966 .

[15]  Doris Schmitt-Landsiedel,et al.  Effect of parameter variations at chip and wafer level on clock skews , 2000 .

[16]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[17]  Randall L. Geiger,et al.  Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays , 2000 .

[18]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[19]  Bengt Erik Jonsson Sampling jitter in high-speed SI circuits , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[20]  D. Mercer,et al.  A 16-b D/A converter with increased spurious free dynamic range , 1994, IEEE J. Solid State Circuits.

[21]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[22]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[23]  W. Snelgrove,et al.  Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .

[24]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[25]  Nelson M. Blachman,et al.  The intermodulation and distortion due to quantization of sinusoids , 1985, IEEE Trans. Acoust. Speech Signal Process..

[26]  M. Vertregt,et al.  CMOS technology for mixed signal ICs , 1997 .

[27]  Y. Akazawa,et al.  Jitter analysis of high-speed sampling systems , 1990 .

[28]  H. Tao,et al.  Analysis of timing jitter in bandpass sigma-delta modulators , 1999 .

[29]  H. Kobayashi,et al.  Aperture jitter effects in wideband ADC systems , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[30]  Qiuting Huang,et al.  Design and implementation of an untrimmed MOSFET-only 10-bit A/D converter with -79-dB THD , 1998 .

[31]  Yih-Chyun Jenq,et al.  Digital-to-analog (D/A) converters with nonuniformly sampled signals , 1996 .

[32]  William A. Gardner,et al.  Introduction to random processes with applications to signals and systems: Reviewer: D. W. Clarke Department of Engineering Science, University of Oxford, Parks Road, Oxford OX1 3PK, England , 1988, Autom..

[33]  Rudy Van De Plassche Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[34]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[35]  Jeffrey K. Hollingsworth,et al.  Instrumentation and Measurement , 1998, 2022 International Symposium on Electronics and Telecommunications (ISETC).

[36]  Omid Oliaei Clock jitter noise spectra in continuous-time delta-sigma modulators , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[37]  Selim Saad Awad Analysis of accumulated timing-jitter in the time domain , 1998, IEEE Trans. Instrum. Meas..

[38]  I. Fujimori,et al.  A multibit delta-sigma audio DAC with 120-dB dynamic range , 2000, IEEE Journal of Solid-State Circuits.

[39]  A. V. Balakrishnan,et al.  On the problem of time jitter in sampling , 1962, IRE Trans. Inf. Theory.

[40]  J. Phillips,et al.  Noise in mixers, oscillators, samplers, and logic an introduction to cyclostationary noise , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).