FPGA implementation of a linear systolic array for speech recognition based on HMM

The history of speech recognition refers to some decades ago. Speech recognition performs by using a number of complicated algorithms.Real-time and rapid execution of these algorithms is very important. In this paper, a linear systolic architecture is proposed which can execute speech recognition algorithms based on Hidden Markov Model (HMM) in parallel and pipeline forms. The proposed architecture is very regular, consisting of a set of identical and simple processor elements, which are connected together locally. In order to evaluate the proposed architecture, it has been designed by using VHDL code and synthesized on FPGA (Vertix2p) running at 320.546 MHZ.

[1]  Mohammad Mosleh,et al.  Systematic Mapping of Uniform Recurrent Equation onto Linear Systolic Array , 2007, IMECS.

[2]  Marco Gori,et al.  A survey of hybrid ANN/HMM models for automatic speech recognition , 2001, Neurocomputing.

[3]  B. Venkataramani,et al.  SOC Implementation of HMM Based Speaker Independent Isolated Digit Recognition System , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[4]  Gin-Der Wu,et al.  Dual-ALU structure processor for speech recognition , 2006, 2006 IEEE/SMC International Conference on System of Systems Engineering.

[5]  Biing-Hwang Juang,et al.  Fundamentals of speech recognition , 1993, Prentice Hall signal processing series.

[6]  A. H. Khalil,et al.  A FPGA-based HMM for a discrete Arabic speech recognition system , 2003, Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442).

[7]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[8]  Hermann Ney,et al.  Improvements in beam search , 1994, ICSLP.

[9]  David Llorens,et al.  An Experimental Study of Histogram Pruning in Speech Recognition , 1999 .

[10]  Saeed Setayeshi,et al.  Accelerating Speech Recognition Algorithm with Synergic Hidden Markov Model and Genetic Algorithm Based on Cellular Automata , 2009, 2009 International Conference on Signal Processing Systems.

[11]  S. Setayeshi,et al.  Presenting a Systematic Method for LU Decomposition of a Matrix with Linear Systolic Arrays , 2008, 2008 International Conference on Advanced Computer Theory and Engineering.