A design methodology for the automatic sizing of standard-cell libraries
暂无分享,去创建一个
[1] David Blaauw,et al. On the decreasing significance of large standard cells in technology mapping , 2008, ICCAD 2008.
[2] Hiran Tennakoon,et al. Power efficient standard cell library design , 2009, 2009 IEEE Dallas Circuits and Systems Workshop (DCAS).
[4] Nguyen Minh Duc,et al. Compact yet high-performance (CyHP) library for short time-to-market with new technologies , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).
[5] C. D. Gelatt,et al. Optimization by Simulated Annealing , 1983, Science.
[6] Ilaria De Munari,et al. An evolutionary approach for standard-cell library reduction , 2007, GLSVLSI '07.
[7] Paul D. Franzon,et al. FreePDK: An Open-Source Variation-Aware Design Kit , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).
[8] David Blaauw,et al. On the decreasing significance of large standard cells in technology mapping , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[9] C. Fisher,et al. Optimization of standard cell libraries for low power, high speed, or minimal area designs , 1996, Proceedings of Custom Integrated Circuits Conference.
[10] Carl Sechen,et al. Large standard cell libraries and their impact on layout area and circuit performance , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.
[11] Davide Pandini,et al. A Fast Heuristic for Extending Standard Cell Libraries with Regular Macro Cells , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.