50 years of signal processing at ISSCC

[1]  S. Masuzawa,et al.  A single-chip CMOS speech synthesis chip , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  S. Magar,et al.  A microcomputer with digital signal processing capability , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  M. Negahban,et al.  A two-chip CMOS read channel for hard-disk drives , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  Anantha P. Chandrakasan,et al.  A low power chipset for portable multimedia applications , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[5]  Takao Nishitani,et al.  A realtime microprogrammable video signal LSI , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  L. Boonstra,et al.  Progress on bucket-brigade charge-transfer devices , 1972 .

[7]  B. Troutman,et al.  A 2µ CMOS/LSI 32-point fast fourier transform processor , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Shigeya Tanaka,et al.  An adaptive equalizing maximum likelihood decoding LSI for magnetic recording systems , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  B. Ackland,et al.  A systolic processing element for speech recognition , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  J. Thompson,et al.  A digital signal processor for telecommunications applications , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  G.A. Uvieghara,et al.  A real time P*64/MPEG video encoder chip , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[13]  L. Franks,et al.  Solid-state sampled-data bandpass filters , 1960 .

[14]  H. S. Moscovitz,et al.  A programmable digital signal processor with 32b floating point arithmetic , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  T. Oura,et al.  A single-chip sound synthesis microcomputer , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[16]  J. Yamada,et al.  A 1 V multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone application , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[17]  R. Brodersen,et al.  A realtime image processing chip set , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  P. Gray,et al.  Fully-integrated high-order NMOS sampled-data ladder filters , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[19]  T. Preston,et al.  A MOS LSI double second order digital filter circuit , 1975 .

[20]  T. Nishitani,et al.  A single-chip digital signal processor for voiceband applications , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[21]  Y. Suzuki,et al.  C2MOS speech synthesis systems , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[22]  Robert W. Brodersen,et al.  A 500-point fourier transform using charge-coupled devices , 1975 .

[23]  K. Hirasawa,et al.  An image signal processor , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.