An application-independent delay testing methodology for island-style FPGA
暂无分享,去创建一个
[1] Andrzej Krasniewski. Application-dependent testing of FPGA delay faults , 1999, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.
[2] Premachandran R. Menon,et al. BIST-based delay path testing in FPGA architectures , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[3] Charles E. Stroud,et al. BIST-Based Delay-Fault Testing in FPGAs , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).
[4] Mehdi Baradaran Tahoori,et al. Automatic configuration generation for FPGA interconnect testing , 2003, Proceedings. 21st VLSI Test Symposium, 2003..
[5] Hideo Fujiwara,et al. A test methodology for interconnect structures of LUT-based FPGAs , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).
[6] Fabrizio Lombardi,et al. An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.
[7] Hideo Fujiwara,et al. Universal test complexity of field-programmable gate arrays , 1995, Proceedings of the Fourth Asian Test Symposium.
[8] Yervant Zorian,et al. Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..
[9] Shahin Toutounchi,et al. FPGA test and coverage , 2002, Proceedings. International Test Conference.