Overview of approaches for accelerating scale invariant feature detection algorithm
暂无分享,去创建一个
[1] Wenquan Feng,et al. An architecture of optimised SIFT feature detection for an FPGA implementation of an image matcher , 2009, 2009 International Conference on Field-Programmable Technology.
[2] Donghyun Kim,et al. 81.6 GOPS Object Recognition Processor Based on a Memory-Centric NoC , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] George A. Constantinides,et al. A Parallel Hardware Architecture for Scale and Rotation Invariant Feature Detection , 2008, IEEE Transactions on Circuits and Systems for Video Technology.
[4] José Hernández Palancar,et al. A Hardware Architecture for SIFT Candidate Keypoints Detection , 2009, CIARP.
[5] Bomjun Kwon,et al. Parallelization of the Scale-Invariant Keypoint Detection Algorithm for Cell Broadband Engine Architecture , 2008, 2008 5th IEEE Consumer Communications and Networking Conference.
[6] Matthijs C. Dorst. Distinctive Image Features from Scale-Invariant Keypoints , 2011 .
[7] Qi Zhang,et al. SIFT implementation and optimization for multi-core systems , 2008, 2008 IEEE International Symposium on Parallel and Distributed Processing.
[8] Takeshi Ikenaga,et al. A FPGA-Based Dual-Pixel Processing Pipelined Hardware Accelerator for Feature Point Detection Part in SIFT , 2009, 2009 Fifth International Joint Conference on INC, IMS and IDC.
[9] Luc Van Gool,et al. Fast scale invariant feature detection and matching on programmable graphics hardware , 2008, 2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops.