Scheduling two-stage hybrid flow shops with parallel batch, release time, and machine eligibility constraints

This paper investigates a difficult scheduling problem on a specialized two-stage hybrid flow shop with multiple processors that appears in semiconductor manufacturing industry, where the first and second stages process serial jobs and parallel batches, respectively. The objective is to seek job-machine, job-batch, and batch-machine assignments such that makespan is minimized, while considering parallel batch, release time, and machine eligibility constraints. We first propose a mixed integer programming (MIP) formulation for this problem, then gives a heuristic approach for solving larger problems. In order to handle real world large-scale scheduling problems, we propose an efficient dispatching rule called BFIFO that assigns jobs or batches to machines based on first-in-first-out principle, and then give several reoptimization techniques using MIP and local search heuristics involving interchange, translocation and transposition among assigned jobs. Computational experiments indicate our proposed re-optimization techniques are efficient. In particular, our approaches can produce good solutions for scheduling up to 160 jobs on 40 machines at both stages within 10 min.

[1]  Antonio Rizzi,et al.  A fuzzy logic based methodology to rank shop floor dispatching rules , 2002 .

[2]  John L. Hunsucker,et al.  Comparative performance analysis of priority rules in a constrained flow shop with multiple processors environment , 1994 .

[3]  Ammar Oulamara,et al.  Scheduling hybrid flowshop with parallel batching machines and compatibilities , 2009, Comput. Oper. Res..

[4]  Chris N. Potts,et al.  Scheduling with batching: A review , 2000, Eur. J. Oper. Res..

[5]  M. Mathirajan,et al.  A literature review, classification and simple meta-analysis on scheduling of batch processors in semiconductor , 2006 .

[6]  Yi-Feng Hung,et al.  Scheduling of mask shop E-beam writers , 1998 .

[7]  Taho Yang,et al.  Simulation metamodel development using uniform design and neural networks for automated material handling systems in semiconductor wafer fabrication , 2007, Simul. Model. Pract. Theory.

[8]  Reha Uzsoy,et al.  A genetic algorithm for minimizing maximum lateness on parallel identical batch processing machines with dynamic job arrivals and incompatible job families , 2007, Comput. Oper. Res..

[9]  Chung-Lun Li,et al.  Scheduling with agreeable release times and due dates on a batch processing machine , 1997 .

[10]  Reha Uzsoy,et al.  Dispatching Rules For Semiconductor Testing Operations: A Computational Study , 1992, Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium.

[11]  Ali Husseinzadeh Kashan,et al.  A hybrid genetic heuristic for scheduling parallel batch processing machines with arbitrary job sizes , 2008, Comput. Oper. Res..

[12]  Gregory Dobson,et al.  The Batch Loading and Scheduling Problem , 2001, Oper. Res..

[13]  Grissele Centeno,et al.  Minimizing makespan on parallel machines with release time and machine eligibility restrictions , 2004 .

[14]  Nikolay Tchernev,et al.  Generic simulation model for hybrid flow-shop , 1999 .