Threshold I/sup 2/L and its applications to binary symmetric functions and multivalued logic

I/SUP 2/L threshold gate using current mirrors providing weighting of inputs, summation, and comparison with a threshold is described and its practical realization is discussed. Application to binary symmetric functions shows significant area savings over standard I/SUP 2/L implementation. A complete multivalued logic family, using a four-level I/SUP 2/L threshold logic technique is introduced.

[1]  Mohamed I. Elmasry,et al.  Folded-collector integrated injection logic , 1976 .

[2]  C. R. Baugh,et al.  An integrated m-out-of-n detection circuit using threshold logic , 1974 .

[3]  Z. G. Vranesic,et al.  Engineering aspects of multi-valued logic systems , 1974, Computer.

[4]  Tich Dao,et al.  Multilevel I2L with threshold gates , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  D. Hampel,et al.  An integrated threshold gate , 1967 .