4-bit multiplexer/demultiplexer chip set for 40-Gbit/s optical communication systems

We have designed and fabricated a low-power 4:1 multiplexer (MUX), a 1:4 demultiplexer (DEMUX), and a 1:4 DEMUX with a clock and data recovery (CDR) circuit using undoped-emitter InP/InGaAs heterojunction bipolar transistors (HBTs). Our HBTs exhibit an f/sub T/ of about 150 GHz and an f/sub max/ of about 200 GHz at a collector current density of 50 kA//spl mu/m/sup 2/ and a collector-to-emitter voltage of 1.2 V. Error-free operations at bit rates of up to 50 Gbit/s have been confirmed for the 4:1 MUX and 1:4 DEMUX, which dissipate 2.5 W and 2.6 W, respectively. In addition, 40-Gbit/s error-free operation for the full clock rate 1:4 DEMUX with the CDR has been achieved for the first time.

[1]  K. Ohhata,et al.  40 Gb/s 4:1 multiplexer and 1:4 demultiplexer IC module using SiGe HBTs , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[2]  A. Sano,et al.  Optical repeater circuit design based on InAlAs/InGaAs HEMT digital IC technology , 1997 .

[3]  C. Schulien,et al.  A 1:4 demultiplexer for 40 Gb/s fiber-optic applications , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[4]  R. Pullela,et al.  1:4 DEMUX IC in SiGe Technology , 2001 .