Power efficient Spiking Neural Network Classifier based on memristive crossbar network for spike sorting application

In this paper authors have presented a power efficient scheme for implementing a spike sorting module. Spike sorting is an important application in the field of neural signal acquisition for implantable biomedical systems whose function is to map the Neural-spikes (N-spikes) correctly to the neurons from which it originates. The accurate classification is a pre-requisite for the succeeding systems needed in Brain-Machine-Interfaces (BMIs) to give better performance. The primary design constraint to be satisfied for the spike sorter module is low power with good accuracy. There lies a trade-off in terms of power consumption between the on-chip and off-chip training of the N-spike features. In the former case care has to be taken to make the computational units power efficient whereas in the later the data rate of wireless transmission should be minimized to reduce the power consumption due to the transceivers. In this work a 2-step shared training scheme involving a K-means sorter and a Spiking Neural Network (SNN) is elaborated for on-chip training and classification. Also, a low power SNN classifier scheme using memristive crossbar type architecture is compared with a fully digital implementation. The advantage of the former classifier is that it is power efficient while providing comparable accuracy as that of the digital implementation due to the robustness of the SNN training algorithm which has a good tolerance for variation in memristance.

[1]  Qi Wang,et al.  A neuromorphic neural spike clustering processor for deep-brain sensing and stimulation systems , 2015, 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[2]  Lyle N. Long,et al.  Character Recognition using Spiking Neural Networks , 2007, 2007 International Joint Conference on Neural Networks.

[3]  Wofgang Maas,et al.  Networks of spiking neurons: the third generation of neural network models , 1997 .

[4]  M S Lewicki,et al.  A review of methods for spike sorting: the detection and classification of neural action potentials. , 1998, Network.

[5]  S. Mukhopadhyay,et al.  A new interpretation of nonlinear energy operator and its efficacy in spike detection , 1998, IEEE Transactions on Biomedical Engineering.

[6]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[7]  Jilles Vreeken,et al.  Spiking neural networks, an introduction , 2003 .

[8]  Indrajit Chakrabarti,et al.  Real-time digitized neural-spike storage scheme in multiple channels for biomedical applications , 2017, 2017 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC).

[9]  Eugene M. Izhikevich,et al.  Simple model of spiking neurons , 2003, IEEE Trans. Neural Networks.

[10]  Wolfgang Maass,et al.  Networks of Spiking Neurons: The Third Generation of Neural Network Models , 1996, Electron. Colloquium Comput. Complex..

[11]  D. Feldman The Spike-Timing Dependence of Plasticity , 2012, Neuron.

[12]  W. Lu,et al.  High-density Crossbar Arrays Based on a Si Memristive System , 2008 .

[13]  Nikola K. Kasabov,et al.  EEG Classification with BSA Spike Encoding Algorithm and Evolving Probabilistic Spiking Neural Network , 2011, ICONIP.

[14]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[15]  L. Chua Memristor-The missing circuit element , 1971 .

[16]  K. Prasanthi,et al.  A 128-Channel Extreme Learning Machine-Based Neural Decoder for Brain Machine Interfaces , 2018 .

[17]  L. F Abbott,et al.  Lapicque’s introduction of the integrate-and-fire model neuron (1907) , 1999, Brain Research Bulletin.

[18]  R. Quiroga Spike sorting , 2012, Current Biology.

[19]  Byoung Hun Lee,et al.  Neuromorphic Hardware System for Visual Pattern Recognition With Memristor Array and CMOS Neuron , 2015, IEEE Transactions on Industrial Electronics.

[20]  Giacomo Indiveri,et al.  Frontiers in Neuromorphic Engineering , 2011, Front. Neurosci..

[21]  Rodrigo Quian Quiroga,et al.  Past, present and future of spike sorting techniques , 2015, Brain Research Bulletin.

[22]  Wulfram Gerstner,et al.  SPIKING NEURON MODELS Single Neurons , Populations , Plasticity , 2002 .

[23]  Mrigank Sharad,et al.  Low Power Implantable Spike Sorting Scheme Based on Neuromorphic Classifier with Supervised Training Engine , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[24]  Vaibhav Karkare,et al.  A 130-$\mu$ W, 64-Channel Neural Spike-Sorting DSP Chip , 2011, IEEE Journal of Solid-State Circuits.

[25]  Pinaki Mazumder,et al.  CMOS and Memristor-Based Neural Network Design for Position Detection , 2012, Proceedings of the IEEE.

[26]  Henry Chen,et al.  A 75µW, 16-channel neural spike-sorting processor with unsupervised clustering , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[27]  Jongin Kim,et al.  Electronic system with memristive synapses for pattern recognition , 2015, Scientific Reports.

[28]  Hyunsang Hwang,et al.  Neuromorphic Character Recognition System With Two PCMO Memristors as a Synapse , 2014, IEEE Transactions on Industrial Electronics.

[29]  Janusz A. Starzyk,et al.  Memristor Crossbar Architecture for Synchronous Neural Networks , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  Leon O. Chua,et al.  Memristor Bridge Synapses , 2012, Proceedings of the IEEE.

[31]  Timothy G. Constandinou,et al.  Hierarchical Adaptive Means (HAM) clustering for hardware-efficient, unsupervised and real-time spike sorting , 2014, Journal of Neuroscience Methods.

[32]  Sander M. Bohte,et al.  Computing with Spiking Neuron Networks , 2012, Handbook of Natural Computing.

[33]  Awais M. Kamboh,et al.  Comparison of Classifier Architectures for Online Neural Spike Sorting , 2017, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[34]  D. Markovic,et al.  A 130-μW, 64-channel spike-sorting DSP chip , 2009, 2009 IEEE Asian Solid-State Circuits Conference.