An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications

Most existing techniques for reconfigurable processors focus on the computation model. This paper focuses on increasing the granularity of configurable units without compromising flexibility. This is carried out by matching the granularity to the degree-of-freedom processing in most wireless systems. A design flow that accelerates the exploration of tradeoffs among various architectures for the configurable unit is discussed. A prototype processor is implemented using the Intel 0.13-mum CMOS standard cell library. The estimated energy efficiency is in the same order as dedicated hardware implementations

[1]  Carl Ebeling,et al.  Implementing an OFDM receiver on the RaPiD reconfigurable architecture , 2003, IEEE Transactions on Computers.

[2]  David Tse,et al.  Fundamentals of Wireless Communication , 2005 .

[3]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[4]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[5]  W. R. Davis,et al.  A design environment for high throughput, low power dedicated signal processing systems , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[6]  John Terry,et al.  OFDM Wireless LANs: A Theoretical and Practical Guide , 2001 .

[7]  Robert W. Brodersen,et al.  An adaptive multiantenna transceiver for slowly flat fading channels , 2003, IEEE Trans. Commun..

[8]  Jan M. Rabaey,et al.  A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths , 1992 .

[9]  Rudy Lauwereins,et al.  Architecture exploration for a reconfigurable architecture template , 2005, IEEE Design & Test of Computers.

[10]  Gerard J. Foschini,et al.  Layered space-time architecture for wireless communication in a fading environment when using multi-element antennas , 1996, Bell Labs Technical Journal.

[11]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[12]  A. Viterbi CDMA: Principles of Spread Spectrum Communication , 1995 .