Cycle-accurate power analysis for multiprocessor systems-on-a-chip

Developing energy-aware software for multiprocessor systems-on-chip (MPSoCs) is a difficult task, which requires the knowledge of the distribution of the power consumption among several heterogeneous devices (cores, memories, busses, etc.). In this work we analyze the power breakdowns of power consumption for a complete MPSoC platform, under several application workloads and operating conditions. We leverage a complete-system simulation platform with accurate power models for all key hardware modules. Our analysis shows that caches and system interconnect dominate in the power breakdown, pointing out how software locality is meaningful not only for performance but also for energy optimization.

[1]  Niraj K. Jha,et al.  Embedded operating system energy analysis and macro-modeling , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  Jianwei Chen,et al.  Integrating complete-system and user-level performance/power simulators: the SimWattch approach , 2003, 2003 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS 2003..

[3]  Mahmut T. Kandemir,et al.  Using complete machine simulation for software power estimation: the SoftWatt approach , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.

[4]  Mahmut T. Kandemir,et al.  Evaluating Integrated Hardware-Software Optimizations Using a Unified Energy Estimation Framework , 2003, IEEE Trans. Computers.

[5]  Jörg Henkel,et al.  Avalanche: an environment for design space exploration and optimization of low-power embedded systems , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Niraj K. Jha,et al.  MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Luca Benini,et al.  Energy-efficient design of battery-powered embedded systems , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[8]  Fredrik Larsson,et al.  Simics: A Full System Simulation Platform , 2002, Computer.

[9]  Catherine H. Gebotys,et al.  Current dynamics-based macro-model for power simulation in a complex VLIW DSP processor , 2002 .

[10]  Luca Benini,et al.  A Simulation Model for Streaming Applications over a Power Manageable Wireless Link , 2003 .

[11]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Niraj K. Jha,et al.  Analysis of power dissipation in embedded systems using real-time operating systems , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Luca Benini,et al.  Ambient intelligence: a computational platform perspective , 2003 .

[14]  Luca Benini,et al.  A Framework for Modeling and Estimating the Energy Dissipation of VLIW-Based Embedded Systems , 2002, Des. Autom. Embed. Syst..

[15]  Manish Gupta,et al.  Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors , 2000, IEEE Micro.

[16]  Luca Benini,et al.  Analyzing on-chip communication in a MPSoC environment , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[17]  Jörg Henkel,et al.  Instruction-based system-level power evaluation of system-on-a-chip peripheral cores , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Luca Benini,et al.  Compilers and Operating Systems for Low Power , 2012, Springer US.

[19]  Luca Benini,et al.  Energy characterization of embedded real-time operating systems , 2001, CARN.

[20]  Luciano Lavagno,et al.  Cosimulation-based power estimation for system-on-chip design , 2002, IEEE Trans. Very Large Scale Integr. Syst..